FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-25-2004, 07:55 PM
kyrten
Guest
 
Posts: n/a
Default infer dual-port Block RAM with different dimensions

is it possible to infer a dual-port RAM with

addr_a [3:0], din [31:0]
addr_b [4:0], dob [16:0]

how?
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
inout port in verilog Joy Chatterjee Verilog 2 06-16-2004 02:21 AM
To infer or not to infer DW Verilog 2 04-28-2004 09:35 AM
port connection problem Rain Adelbert Verilog 3 04-02-2004 07:58 AM
Sequential and Combinational Always block BlueDoze Verilog 9 01-27-2004 04:36 PM
Parallel if statement in clocked block Kiran Verilog 14 11-08-2003 01:05 AM


All times are GMT +1. The time now is 09:28 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved