FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-27-2004, 04:18 PM
bob
Guest
 
Posts: n/a
Default image sensors?

Hi I want to make a project that uses an image sensor (any perhaps a
low power cmos from Micron or Kodak) connected to a FPGA (or CPLD).
with the apropriate VHDL or Verilog code.

Has anyone done this who would be willing to share there hardware
and/or software designs to get me started?
Or is there any examples on the web that I can explore?

Martin
mart NO inb SPAM AT magma DOT ca

Remove the NO SPAM and put no spaces. Also replace the AT for @ and
the
DOT for .

or post replies

Thanks
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On



All times are GMT +1. The time now is 01:53 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved