FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-04-2005, 12:58 PM
williams
Guest
 
Posts: n/a
Default IBUFG and BUFG +xilinx

Hello Guys,
I had a doubt about the IBUFG and BUFG in xilinx.
1.I have connected clock from oscillator to CLKG IO of the Xilinx. In
this case is it required to instantiate the IBUFG inside my code
also?.
2. The DCM output is already BUFG i think and so is it required to
BUFG again in my code?

Thanks and regards
Williams
Reply With Quote
  #2 (permalink)  
Old 04-04-2005, 01:42 PM
Marc Randolph
Guest
 
Posts: n/a
Default Re: IBUFG and BUFG +xilinx


williams wrote:
> Hello Guys,
> I had a doubt about the IBUFG and BUFG in xilinx.
> 1.I have connected clock from oscillator to CLKG IO of the Xilinx. In
> this case is it required to instantiate the IBUFG inside my code
> also?.


Howdy Williams,

I believe the tools will usually do it for you - the exception that
comes to mind is differential clocks.

> 2. The DCM output is already BUFG i think and so is it required to
> BUFG again in my code?


BUFG is another name for a global buffer. Although most of the time
you'd want it on a global buffer, the output of a DCM is not "already
BUFG", nor would you always want it to be. Even if it does automaticly
insert a BUFG in some situations, I rarely trust that it will every
time.

Have fun,

Marc

Reply With Quote
  #3 (permalink)  
Old 04-05-2005, 09:30 PM
Vladislav Muravin
Guest
 
Posts: n/a
Default Re: IBUFG and BUFG +xilinx

Williams,

By default, an IBUFG & BUFG are instantiated, but if you specify something
like:

wire dcmclkout;
// synthesis attribute clock_signal of dcmclkout is true
// synthesis attribute clock_buffer of dcmclkout is none

the synthesis tool will not issue a clock buffer placement.

i usually instantiate IBUFG & BUFG, for safety.
hope this helps.

Vladislav

"williams" <[email protected]> wrote in message
news:[email protected] om...
> Hello Guys,
> I had a doubt about the IBUFG and BUFG in xilinx.
> 1.I have connected clock from oscillator to CLKG IO of the Xilinx. In
> this case is it required to instantiate the IBUFG inside my code
> also?.
> 2. The DCM output is already BUFG i think and so is it required to
> BUFG again in my code?
>
> Thanks and regards
> Williams



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Limitations of Xilinx coregen or limitations with using Xilinx primitives in synthesis. Swarna B Verilog 0 10-01-2003 01:38 PM


All times are GMT +1. The time now is 11:33 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2019, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved