FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-13-2005, 03:18 AM
thomasc
Guest
 
Posts: n/a
Default How to view internal signals in post synthesis simulation models (Xilinx ISE)

Hi all,

I'd like to find out How to view internal signals in post synthesis
simulation models generated by Xilinx ISE 6.3.

I synthesized a design and generated post-translate, post-map, and post
P&R Simulation Models. Then I simulated them with ModelSim that is linked
to ISE. However, I was unable to check whether the results are corect
because internal signals and memory names are all chaned by ISE: the
results of the simulation are stored in the internal memory of the design
and there was no signal or memory element that matched the memory I want
to observe.

Please let me know how I can check if Xilinx's ISE post-synthesis models
work correctly, by observing internal memory.

Thanks much in advance!


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
help! how to resolve mismatches between pre- and post-synthesis simulation owl Verilog 5 01-20-2005 08:59 PM
SPARK C-to-VHDL Synthesis tool now supports Windows & Xilinx XST S Gupta Verilog 0 01-13-2004 08:50 AM
Post Simulation in ModelSim 5.4d Mehmood Verilog 1 10-17-2003 01:07 PM
Limitations of Xilinx coregen or limitations with using Xilinx primitives in synthesis. Swarna B Verilog 0 10-01-2003 02:38 PM
Re: signalscan view(modelsim) - content of memory array Avrum Verilog 0 07-25-2003 04:38 PM


All times are GMT +1. The time now is 05:36 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved