FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-25-2007, 09:56 AM
Posts: n/a
Default how to exclude signals from $fsdbDumpvars


I have the followoing task in my code:

Also I have :
task automatic ...;

That retults with the following error:

Cannot place a value change callback on an object that was
declared in an automatic scope.

How can I exclude this scope from the dumping command?
Is there any other solution for this case?

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
Reading internal signals through a testbench (PLI ???). [email protected] Verilog 6 09-08-2005 06:13 AM
Always block with more than one clock signals Suman Nandan Verilog 7 05-26-2005 05:37 AM
Some signals became ? and missing on the simvision, why? Acceed See Verilog 1 04-22-2005 04:07 PM
How do you initialize signals in VHDL? Madhu Verilog 3 01-06-2004 07:34 PM
Passing signals across different voltages... Prasanna Verilog 0 08-22-2003 11:25 PM

All times are GMT +1. The time now is 10:23 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved