FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-08-2005, 06:05 PM
sravan reddy
Guest
 
Posts: n/a
Default how to convert .db file to .v

hello,
i am having a .db file and .lib file with me . i want to know how to
convert this file into .v file using design compiler
sravan reddy

Reply With Quote
  #2 (permalink)  
Old 08-08-2005, 07:27 PM
Jonathan Bromley
Guest
 
Posts: n/a
Default Re: how to convert .db file to .v

On 8 Aug 2005 09:05:06 -0700, "sravan reddy"
<[email protected]> wrote:

> i am having a .db file and .lib file with me . i want to know how to
>convert this file into .v file using design compiler


write -format verilog

will give you a Verilog netlist. Don't expect to be able to
reconstruct the RTL code. That's called "reverse engineering",
or possibly "theft", depending on context.
--
Jonathan Bromley, Consultant

DOULOS - Developing Design Know-how
VHDL, Verilog, SystemC, Perl, Tcl/Tk, Verification, Project Services

Doulos Ltd. Church Hatch, 22 Market Place, Ringwood, BH24 1AW, UK
Tel: +44 (0)1425 471223 mail:[email protected]
Fax: +44 (0)1425 471573 Web: http://www.doulos.com

The contents of this message may contain personal views which
are not the views of Doulos Ltd., unless specifically stated.
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
How do I convert a polynomial into a parallel scrambler formula? Kris Neot Verilog 4 06-27-2005 05:01 AM
How do I convert a polynomial into a parallel scrambler formula? Kris Neot Verilog 0 06-24-2005 03:57 AM
nios-convert evan Verilog 0 03-25-2005 08:41 AM
Simvision, how may I make it automatically convert a VCD file into TRN? Kelvin Verilog 5 11-22-2004 02:11 AM
How to convert Verilog to VHDL? Verilog 3 11-04-2003 02:26 PM


All times are GMT +1. The time now is 06:51 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved