FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-24-2006, 11:02 AM
yyqonline
Guest
 
Posts: n/a
Default help:dual-edge flip-flop possible using Verilog?

Im designing a module working as an fm0-encoder, the clk and max
datarate of which are both 640KHz. It is not complicated when the
datarate is lower than 320K, the half of clk. But when the datarate of
640K, the clk frequency, is concerned, the problem comes that I have to
change the state at both the rising and falling edge of the clk. Now I
am using a mothod via combinational output, which is not so good and
expansible as registered output using an FSM. I think that an FSM using
DET(dual-edge flip-flop) would work, but I am not sure wether it is
recommandable to use det and I don't know how to describe a det using
synthesizable Verilog?
It would be appreciated very much if some of you can
*comments about the det method,
*the methed about how to describe a det flip-flop

thans a lot for any help!

Reply With Quote
  #2 (permalink)  
Old 01-25-2006, 03:01 PM
Guest
 
Posts: n/a
Default Re: help:dual-edge flip-flop possible using Verilog?

hi i don't use such FF's but i would try

always @ ( posedge clk or negedge clk ) begin

my_flip_flop <= my_flip_flop_nxt ;

end

maybe this what you need, but i am not sure if any synthesis tool or
librarie can live with it.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Primitive JK flip flop nezhate Verilog 5 09-10-2005 01:15 AM
IC area for a flip-flop and SRAM? Weng Tianxiang Verilog 3 06-07-2004 05:21 PM
Best book on flip-flop princple and structure Weng Tianxiang Verilog 0 05-19-2004 05:38 PM
D flip-flop T. J. Lo Verilog 0 03-06-2004 12:55 PM
4 bit divisor with flip-flop ? eric Verilog 15 02-05-2004 04:31 AM


All times are GMT +1. The time now is 02:24 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved