FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-12-2005, 07:23 PM
Jason Zheng
Guest
 
Posts: n/a
Default gpl cver binary

Does anyone have a pre-compiled binary for the gpl cver simulator? I
have tried to compile it for a sparc-sol8 platform but due to library
differences it was not successful. If anyone could tell me where to get
a sparc binary (statically linked) I would greatly appreciate it.
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
cver on sparc Jason Zheng Verilog 3 01-14-2005 10:06 PM
Simulation problem in CVER FairChild Verilog 0 09-21-2004 12:28 PM
GPL Cver now supports Cygwin Steve Meyer Verilog 0 03-03-2004 05:04 PM
binary to bram (verilog) Paul Verilog 0 02-01-2004 11:52 PM
SOS : 4-bit binary divider circuit PLEASE!!!!!!! kpk Verilog 37 01-06-2004 02:53 PM


All times are GMT +1. The time now is 05:48 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved