FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-17-2004, 02:01 AM
Guest
 
Posts: n/a
Default Gate Count and Power...

Hi all,
Can anyone tell me what will be the approximate power consumpton of
a 95K block in TSMC 13u Process. I know the exact power will be
depending on the switching activity in the nets. But I am looking for
an approximate value..

My 94K block is consuming 77mW of power (reported by power compiler)..
Do you think its huge??

regards
DEEPU C JOHN
Reply With Quote
  #2 (permalink)  
Old 11-17-2004, 02:41 AM
glen herrmannsfeldt
Guest
 
Posts: n/a
Default Re: Gate Count and Power...



[email protected] wrote:

> Can anyone tell me what will be the approximate power consumpton of
> a 95K block in TSMC 13u Process. I know the exact power will be
> depending on the switching activity in the nets. But I am looking for
> an approximate value..


> My 94K block is consuming 77mW of power (reported by power compiler)..
> Do you think its huge??


What is the approximate clock frequency? Without that, any power
estimate could be off by about 10 orders of magnitude.

-- glen

Reply With Quote
  #3 (permalink)  
Old 11-17-2004, 04:34 AM
mk
Guest
 
Posts: n/a
Default Re: Gate Count and Power...

On 16 Nov 2004 17:01:20 -0800, [email protected] wrote:

>Hi all,
> Can anyone tell me what will be the approximate power consumpton of
>a 95K block in TSMC 13u Process. I know the exact power will be
>depending on the switching activity in the nets. But I am looking for
>an approximate value..
>
>My 94K block is consuming 77mW of power (reported by power compiler)..
>Do you think its huge??


You can calculate a very approximate power consumption like this:
Take the power consumption of a nand2 (1x drive) cell (assuming your
94k number is in terms of this) and assume that the average load on
each nand2 is a certain pf load. Also assume a certain frequency of
change on inputs and outputs of the cells based on a certain
percentage of your clock frequency. Now you can use the following
equation to get a very rough approximation of power:
Pavg = (total energy of inputs) * A * F + C * Vdd^2* B * F (per cell)

where A is the percentage of input changes and B is percentage of
output changes and F is your clock frequency.
Now if you assume energy of inputs is 0.03 uW/MHz, F=10MHz, A=.5,
B=0.5, C=0.05 and Vdd = 1.3 you get Pavg = .36125 uW per cell. With
94K cells this is 33.9 mW which shows that your 77mW is not
outrageously out of range assuming your actual numbers are anywhere
near the assumptions.

Reply With Quote
  #4 (permalink)  
Old 11-17-2004, 01:48 PM
Guest
 
Posts: n/a
Default Re: Gate Count and Power...

Hi all,
Thanks for the replies.. I forgot to mention my clock frequency its
around 132 MHz. It seems I used a wrong wireload model(tsmc13_wl10)
for reporting power with power compiler. When I used tsmc13_wl50(which
I used for synthesis).
The total power has been increased to around 160mW.
The PC report shows
Cell Internal power -38mW
Switching power -120 mW

I doubt whether to use a custom wireload model genrted by DC, or the
ones given by TSMC. can you giveme some suggestions??

thanks
Deepu John




mk<[email protected]> wrote in message news:<[email protected]>. ..
> On 16 Nov 2004 17:01:20 -0800, [email protected] wrote:
>
> >Hi all,
> > Can anyone tell me what will be the approximate power consumpton of
> >a 95K block in TSMC 13u Process. I know the exact power will be
> >depending on the switching activity in the nets. But I am looking for
> >an approximate value..
> >
> >My 94K block is consuming 77mW of power (reported by power compiler)..
> >Do you think its huge??

>
> You can calculate a very approximate power consumption like this:
> Take the power consumption of a nand2 (1x drive) cell (assuming your
> 94k number is in terms of this) and assume that the average load on
> each nand2 is a certain pf load. Also assume a certain frequency of
> change on inputs and outputs of the cells based on a certain
> percentage of your clock frequency. Now you can use the following
> equation to get a very rough approximation of power:
> Pavg = (total energy of inputs) * A * F + C * Vdd^2* B * F (per cell)
>
> where A is the percentage of input changes and B is percentage of
> output changes and F is your clock frequency.
> Now if you assume energy of inputs is 0.03 uW/MHz, F=10MHz, A=.5,
> B=0.5, C=0.05 and Vdd = 1.3 you get Pavg = .36125 uW per cell. With
> 94K cells this is 33.9 mW which shows that your 77mW is not
> outrageously out of range assuming your actual numbers are anywhere
> near the assumptions.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Power estimation with power compiler. whizkid Verilog 1 11-04-2004 10:06 PM
Calculate the count of gate??? Lee Verilog 3 07-28-2004 09:07 AM
Leading Zero count DaveW Verilog 11 02-27-2004 01:04 AM
equivalent verilog gate level netlists? kris Verilog 2 01-29-2004 08:48 AM
Combinational logic and gate delays - Help Denis Gleeson Verilog 9 07-17-2003 06:33 AM


All times are GMT +1. The time now is 11:40 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved