FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-31-2006, 11:15 AM
mmt1
Guest
 
Posts: n/a
Default floating point adder and multiplier

Hi all
I'm doing an image processing project, in which I have to design a
floating point adder and multiplexer. There are 10 bits for mantissa, 6
bits for exponent and 1 bit for sign. So we have some 17 bit floating
point numbers that must add or multiplied by together.
First I write its verilog code, and then I want to design it in ASIC. I
look for a number of ready verilog codes which do the same operate. I
want to use them as the model. Can anyone help me? Thanks a lot before.
Regards,

Reply With Quote
  #2 (permalink)  
Old 01-31-2006, 08:17 PM
Amal
Guest
 
Posts: n/a
Default Re: floating point adder and multiplier

Although this is not in Verilog, you can use the upcoming VHDL-200x-FT
package IEEE.Float_Pkg to do this. Or you can do your own modeling in
Verilog based on this. Take a look at the following for more
information.

http://www.eda.org/vhdl-200x/vhdl-200x-ft
http://www.eda.org/vhdl-200x/vhdl-20...ges/files.html

-- Amal

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
floating point adder and multiplexer mmt1 Verilog 0 01-31-2006 11:13 AM
gtkwave-1.3.71, fixes gcc -O2 floating point rounding issues [email protected] Verilog 2 10-03-2005 07:21 PM
32-bit adder (CLA) amit Verilog 1 04-21-2005 06:44 PM
Ling Adder David Verilog 0 05-27-2004 10:25 AM
Floating Point in Verilog Marek Verilog 0 04-15-2004 12:51 AM


All times are GMT +1. The time now is 03:45 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved