FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-06-2006, 09:33 AM
ICR
Guest
 
Posts: n/a
Default FPGA Design (Verilog) designers required

Dear all,

I am working on behalf of a Bristol / UK based company - Clearspeed
(www.clearspeed.com). We are looking for an FPGA Design Engineers
(permanent & contract) to lead the development and evolution of FPGAs
for our board products. They will also be required to adopt and support
our current production FPGA designs.

The successful candidate will have a proven track record of designing,
verifying and implementing complex FPGAs using leading edge FPGA
families from Xilinx and other vendors. The candidate will have
knowlegde of FPGA architectures and the value added resources within
modern FPGA devices.

The role will involve integrating internal and external IP with
FPGA-specific original design. The candidate will interface with the
hardware and silicon design teams to take on their FPGA requirements
and deliver production quality devices using an process of rigorous
design and verification.

The candidate must have the following skills:

Recent and substantial experience of Xilinx devices
preferably Virtex-II Pro & Virtex 4.

RTL coding and verification experience, preferably using
Verilog and Cadence ncsim.

Experience with some of the following areas would be an advantage:

High speed parallel/DDR interfaces and multi-gigabit serial
interfaces.

PCI-X and PCI Express bus technologies.

Xilinx ISE, Synplify Pro, ChipScope Pro.

Cadence Specman 'e'.

Flash-based devices from other vendors.


The candidate will need to be self motivated with an ability to
diagnose and resolve timing and functional problems both within
simulation and on the bench. Please visit www.clearspeed.com for more
information or call James Galloway on +44 208 400 244

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Inferring Xilinx synthesis results - Help required! srini Verilog 4 06-01-2006 01:24 PM
About the parameters required by an OVL assertion. [email protected] Verilog 0 05-26-2006 08:52 AM
shared data bus within ALU design for FPGA synthesis [email protected] Verilog 3 03-13-2006 04:32 AM
Clock Required? Davidg Verilog 1 11-18-2004 07:29 PM
FPGA/ASIC design / HDl programming job wanted KaRtiK Verilog 0 01-28-2004 07:47 PM


All times are GMT +1. The time now is 06:54 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved