FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-30-2007, 06:16 PM
Chao
Guest
 
Posts: n/a
Default fpga advantage, how to handle include file?

Anyone had used FPGA advantage with source code like

'include "../rtl/test_include.v"

even I added file test_include.v into the project, FPGA advantage still
can not find the parameters in the source code. It gives a bunch of
errors like

** Error: C:/test/chip2/user_io.v(59): (vlog-2163) Macro `dd_width is
undefined.
etc.


Anyone has experience on this? Thanks.
Reply With Quote
  #2 (permalink)  
Old 07-31-2007, 12:48 AM
Kevin Neilson
Guest
 
Posts: n/a
Default Re: fpga advantage, how to handle include file?

Chao wrote:
> Anyone had used FPGA advantage with source code like
>
> 'include "../rtl/test_include.v"
>
> even I added file test_include.v into the project, FPGA advantage still
> can not find the parameters in the source code. It gives a bunch of
> errors like
>
> ** Error: C:/test/chip2/user_io.v(59): (vlog-2163) Macro `dd_width is
> undefined.
> etc.
>
>
> Anyone has experience on this? Thanks.


It seems like different tools use different starting points for the
path. You could use an absolute path, just to make sure the `include is
working. You probably want a relative path so you might have to
experiment to figure out where the start of the search path is. Some
tools also allow you to specify a set of paths to search for `include
files. -Kevin
Reply With Quote
  #3 (permalink)  
Old 08-01-2007, 01:19 AM
Chao
Guest
 
Posts: n/a
Default Re: fpga advantage, how to handle include file?

Kevin Neilson wrote:
> Chao wrote:
>> Anyone had used FPGA advantage with source code like
>>
>> 'include "../rtl/test_include.v"
>>
>> even I added file test_include.v into the project, FPGA advantage
>> still can not find the parameters in the source code. It gives a bunch
>> of errors like
>>
>> ** Error: C:/test/chip2/user_io.v(59): (vlog-2163) Macro `dd_width is
>> undefined.
>> etc.
>>
>>
>> Anyone has experience on this? Thanks.

>
> It seems like different tools use different starting points for the
> path. You could use an absolute path, just to make sure the `include is
> working. You probably want a relative path so you might have to
> experiment to figure out where the start of the search path is. Some
> tools also allow you to specify a set of paths to search for `include
> files. -Kevin

Thanks! Kevin
I tried absolute path, it works. I can not get around this by using
relative path, since I need ISE and modelsim both work. They are in the
different directories, that cause the starting points are different. So,
currently, absolute path might be the only solution in this situation.
Best regards,
Chao
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Include file extension: ".v" vs ".vh"? Andreas Ehliar Verilog 4 05-04-2007 10:58 PM
where to include parameters file Paul Huntley Verilog 9 09-01-2006 08:12 PM
How to handle asynchronous inputs? Nevo Verilog 3 08-09-2006 04:43 PM
Urgent : verilog +protect does not work with `include file aspiring_enterprenur Verilog 3 11-19-2005 10:41 PM
How do I handle this sprintf() in verilog-XL? Frank Verilog 5 09-02-2005 09:23 PM


All times are GMT +1. The time now is 09:10 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved