FPGA Groups

FPGA Groups (http://www.fpgacentral.com/group/index.php)
-   Verilog (http://www.fpgacentral.com/group/forumdisplay.php?f=12)
-   -   evcd file format (http://www.fpgacentral.com/group/showthread.php?t=44154)

swang1 07-09-2004 11:15 PM

evcd file format
 
I want to write a waveform viewer, supporting VCD and EVCD. I have
VCD file format. Does anyone know where to get EVCD file format
definition ?

thanks

stephen

Andy Botterill 07-10-2004 09:39 PM

Re: evcd file format
 
In article <[email protected] >, swang1
<[email protected]> writes
>I want to write a waveform viewer, supporting VCD and EVCD. I have
>VCD file format. Does anyone know where to get EVCD file format
>definition ?


Extended VCD format is created by ModelSim. In the ModelSim there is a
chapter on VCD and extended VCD file format. This is chapter 13 - Value
Change Dump (VCD) Files. One major difference between extended VCD and
VCD formats is that the port direction is implied by the state
character.
>
>thanks


Happy coding.
>
>stephen


--
Andy Botterill

Anthony J Bybell 07-11-2004 06:10 AM

Re: evcd file format
 
[email protected] (swang1) wrote in message news:<[email protected] com>...
> I want to write a waveform viewer, supporting VCD and EVCD. I have
> VCD file format. Does anyone know where to get EVCD file format
> definition ?
>
> thanks
>
> stephen


Here you go,

http://www.ece.arizona.edu/~ece474a/...help/evcd.html

-t

Narendran Kumaraguru Nathan 07-17-2004 12:29 PM

Re: evcd file format
 
Hi Stephen,
I appreciate your efforts. But haven't you looked @ gtkwave?
http://www.geda.seul.org/tools/gtkwave/
It is an opensource waveform viewer. It already supports evcd and
comes absolutely *FREE*.
Regards,
Naren.


[email protected] (swang1) wrote in message news:<[email protected] com>...
> I want to write a waveform viewer, supporting VCD and EVCD. I have
> VCD file format. Does anyone know where to get EVCD file format
> definition ?
>
> thanks
>
> stephen


avinashthakare 12-07-2009 11:43 AM

Create vcd file from raw data
 
Hi All,

I'm running design on FPGA and the output data of design is dumped on my host machine as raw data.
For example : design has 2 outputs "a" & "b".
and on every clock a & b data in dumped on host machine as shown below.
######
MSB represents "a" & LSB represents "b"
######
10 -->first rising edge of clock
01 -->second rising edge of clock
11
00
10
11
######

I would like to know if you have script which converts this raw data into vcd file so it can be viewed in modelsim or anyother simulation which supports this format.

Thanks


All times are GMT +1. The time now is 11:18 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2019, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved