FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-13-2006, 03:31 PM
Davy
Guest
 
Posts: n/a
Default Estimate gate count in Verilog?

Hi,

When I design a circuit, how to estimate gate count? Is there any
reference?

And is it related to the technology like 180nm or 90nm?

Thanks!
Davy

Reply With Quote
  #2 (permalink)  
Old 06-13-2006, 05:07 PM
General Schvantzkoph
Guest
 
Posts: n/a
Default Re: Estimate gate count in Verilog?

On Tue, 13 Jun 2006 06:31:43 -0700, Davy wrote:

> Hi,
>
> When I design a circuit, how to estimate gate count? Is there any
> reference?
>
> And is it related to the technology like 180nm or 90nm?
>
> Thanks!
> Davy



You run it through a synthesis tool. Your gut should be able to give you
an approximate size, assuming you have a lot of experience with a
particular synthesis tool and technology, but the only way to get a count
that means anything is to synthesize the design.

Reply With Quote
  #3 (permalink)  
Old 06-19-2006, 01:39 AM
Guest
 
Posts: n/a
Default Re: Estimate gate count in Verilog?

I would add that synthesis results will also vary as a result of your
timing and power budgets, coupled with temperature range, supply
requirements, technology and the particular library you use for
synthesis. For instance, the tighter your timing constraints are, the
more the synthesis engine will try to do in parallel, driving up your
area.
Cadence Design Systems (www.cadence.com) and Synopsys
(www.synopsys.com) both make synthesis products (RTL Compiler and
Design Analyzer respectively). You might check out their websites for
whitepapers on the subject.
Regards,
Mike S.
http://www.eehomepage.com

General Schvantzkoph wrote:
> On Tue, 13 Jun 2006 06:31:43 -0700, Davy wrote:
>
> > Hi,
> >
> > When I design a circuit, how to estimate gate count? Is there any
> > reference?
> >
> > And is it related to the technology like 180nm or 90nm?
> >
> > Thanks!
> > Davy

>
>
> You run it through a synthesis tool. Your gut should be able to give you
> an approximate size, assuming you have a lot of experience with a
> particular synthesis tool and technology, but the only way to get a count
> that means anything is to synthesize the design.


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Why do VHDL gate level models simulate slower than verilog abilash Verilog 0 05-19-2005 06:50 AM
Gate Count and Power... [email protected] Verilog 3 11-17-2004 01:48 PM
Calculate the count of gate??? Lee Verilog 3 07-28-2004 09:07 AM
Random logic verilog gate netlist generator Simon S. IBM Verilog 6 02-21-2004 05:06 PM
equivalent verilog gate level netlists? kris Verilog 2 01-29-2004 08:48 AM


All times are GMT +1. The time now is 05:21 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved