FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-30-2004, 06:07 PM
Javier Castillo
Posts: n/a
Default Equivalent indent command for Verilog


I am looking for a program that make for Verilog the same thing indent
command make for C code.


Javier Castillo
[email protected]
Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
VHDL attributes equivalent BlueDoze Verilog 1 02-20-2004 12:08 PM
equivalent verilog gate level netlists? kris Verilog 2 01-29-2004 07:48 AM
Re: verilog equivalent to weak high in vhdl Uwe Bonnes Verilog 0 06-26-2003 03:54 PM

All times are GMT +1. The time now is 10:47 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved