FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-03-2006, 01:47 PM
raghu
Guest
 
Posts: n/a
Default "EOF" error

Hi all,

Can anyone please help me out in removing the following error :

near "EOF":syntax error

I use modelsim5.5 simulator and Operating system is windowsXp.

Reply With Quote
  #2 (permalink)  
Old 07-03-2006, 04:52 PM
Swapnajit Mitra
Guest
 
Posts: n/a
Default Re: "EOF" error

raghu wrote:
> Hi all,
>
> Can anyone please help me out in removing the following error :
>
> near "EOF":syntax error
>
> I use modelsim5.5 simulator and Operating system is windowsXp.


Without any other information, it seems you may have one of the
following problems:

1. You may have forgotten to put the end clause of a pair (no 'end'
with a 'begin', no 'endmodule' for a 'module' and so on).
2. Hit the return key at the end of the file. This is less likely.

- Swapnajit.
--
SystemVerilog, DPI, Verilog PLI and all other good stuffs.
Project VeriPage: http://www.project-veripage.com
For subscribing to the mailing list:
<URL: http://www.project-veripage.com/list/?p=subscribe&id=1>

Reply With Quote
  #3 (permalink)  
Old 07-04-2006, 09:07 AM
raghu
Guest
 
Posts: n/a
Default Re: "EOF" error

Thanks a Ton Mitra.You are simply superb.Actually I forgot to put
"endmodule". Thank you once again.


Swapnajit Mitra wrote:
> raghu wrote:
> > Hi all,
> >
> > Can anyone please help me out in removing the following error :
> >
> > near "EOF":syntax error
> >
> > I use modelsim5.5 simulator and Operating system is windowsXp.

>
> Without any other information, it seems you may have one of the
> following problems:
>
> 1. You may have forgotten to put the end clause of a pair (no 'end'
> with a 'begin', no 'endmodule' for a 'module' and so on).
> 2. Hit the return key at the end of the file. This is less likely.
>
> - Swapnajit.
> --
> SystemVerilog, DPI, Verilog PLI and all other good stuffs.
> Project VeriPage: http://www.project-veripage.com
> For subscribing to the mailing list:
> <URL: http://www.project-veripage.com/list/?p=subscribe&id=1>


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
How in Design Compiler disable writing out "Assign" statement into the netlist? Frank Verilog 2 01-22-2006 05:36 PM
"Error loading design" error thomasc Verilog 5 03-07-2005 09:22 AM
"port not found in module definition" compile error Junk0 Verilog 2 01-17-2005 05:36 PM
Why do we need "check" "call" "misc" in PLI? Lee Verilog 1 05-17-2004 04:42 PM
SystemVerilog: "logic" or "ulogic?" Cliff Cummings Verilog 1 09-21-2003 12:55 AM


All times are GMT +1. The time now is 06:07 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved