raghu wrote:
> Hi all,
>
> Can anyone please help me out in removing the following error :
>
> near "EOF":syntax error
>
> I use modelsim5.5 simulator and Operating system is windowsXp.
Without any other information, it seems you may have one of the
following problems:
1. You may have forgotten to put the end clause of a pair (no 'end'
with a 'begin', no 'endmodule' for a 'module' and so on).
2. Hit the return key at the end of the file. This is less likely.
- Swapnajit.
--
SystemVerilog, DPI, Verilog PLI and all other good stuffs.
Project VeriPage:
http://www.project-veripage.com
For subscribing to the mailing list:
<URL: http://www.project-veripage.com/list/?p=subscribe&id=1>