FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 02-18-2005, 07:49 AM
edavendor
Guest
 
Posts: n/a
Default eda software

http://my.6to23.com/edavendor/


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
How to read the manual of Synopsys software? Peng Yu Verilog 4 04-14-2010 06:23 PM
free verilog software aarvy Verilog 6 05-06-2004 01:01 PM
Verilog software for linux Vlad Makalski Verilog 1 05-04-2004 08:46 PM
bus analyzer(hardware + front-end software) versus bus checker(pure software) Cute Panda Verilog 2 08-26-2003 05:54 AM
bus analyzer(hardware + front-end software) versus bus checker(pure software) Cute Panda Verilog 0 08-25-2003 08:34 AM


All times are GMT +1. The time now is 04:42 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved