FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-15-2004, 09:39 PM
Guest
 
Posts: n/a
Default DPI layer

Anyone knows whether class can be passed over DPI layer? has anyone
written anytype of wrapper between SV and C++ code?
Thank You.
Agape

Reply With Quote
  #2 (permalink)  
Old 12-17-2004, 01:16 AM
Swapnajit Mittra
Guest
 
Posts: n/a
Default Re: DPI layer

It is not clear to me if you are referring to a
SystemVerilog class being passed as a formal argument
to an imported C function or a C++ class being passed
to an exported SystemVerilog task or function.

In any case, under SV3.1A, you are not permitted to do
either with a class as a formal argument.

You may find the following tutorial on DPI SV layer
useful:
<URL: http://www.project-veripage.com/dpi_tutorial_1.php>
--
SystemVerilog Interprocess Communication on Project VeriPage:
http://www.project-veripage.com/
For subscribing to Project VeriPage mailing list:
<URL: http://www.project-veripage.com/list/?p=subscribe&id=1>

Reply With Quote
  #3 (permalink)  
Old 12-17-2004, 10:59 PM
Guest
 
Posts: n/a
Default Re: DPI layer

Thanks for the response.
I am referring to a SV class being passed as a formal argument to an
imported C++ function.

Now that you brought it up,I can see how useful it is to go from C++ to
SV by passing the class to an exported SV task.

R
Swapnajit Mittra wrote:
> It is not clear to me if you are referring to a
> SystemVerilog class being passed as a formal argument
> to an imported C function or a C++ class being passed
> to an exported SystemVerilog task or function.
>
> In any case, under SV3.1A, you are not permitted to do
> either with a class as a formal argument.
>
> You may find the following tutorial on DPI SV layer
> useful:
> <URL: http://www.project-veripage.com/dpi_tutorial_1.php>
> --
> SystemVerilog Interprocess Communication on Project VeriPage:
> http://www.project-veripage.com/
> For subscribing to Project VeriPage mailing list:
> <URL: http://www.project-veripage.com/list/?p=subscribe&id=1>


Reply With Quote
  #4 (permalink)  
Old 12-17-2004, 10:59 PM
Guest
 
Posts: n/a
Default Re: DPI layer

Thanks for the response.
I am referring to a SV class being passed as a formal argument to an
imported C++ function.

Now that you brought it up,I can see how useful it is to go from C++ to
SV by passing the class to an exported SV task.

R
Swapnajit Mittra wrote:
> It is not clear to me if you are referring to a
> SystemVerilog class being passed as a formal argument
> to an imported C function or a C++ class being passed
> to an exported SystemVerilog task or function.
>
> In any case, under SV3.1A, you are not permitted to do
> either with a class as a formal argument.
>
> You may find the following tutorial on DPI SV layer
> useful:
> <URL: http://www.project-veripage.com/dpi_tutorial_1.php>
> --
> SystemVerilog Interprocess Communication on Project VeriPage:
> http://www.project-veripage.com/
> For subscribing to Project VeriPage mailing list:
> <URL: http://www.project-veripage.com/list/?p=subscribe&id=1>


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On



All times are GMT +1. The time now is 11:06 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved