FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 03-01-2007, 11:45 AM
ramnarayan
Guest
 
Posts: n/a
Default difference between $fwrite and $fdisplay in verilog

Hi,
can anyone tell me difference between $fwrite and $fdisplay with
example

Thanks
Regards
Ram

Reply With Quote
  #2 (permalink)  
Old 03-01-2007, 01:47 PM
Guest
 
Posts: n/a
Default Re: difference between $fwrite and $fdisplay in verilog

On 1 Mar, 11:45, "ramnarayan" <[email protected]> wrote:
> Hi,
> can anyone tell me difference between $fwrite and $fdisplay with
> example
>
> Thanks
> Regards
> Ram


$fwrite does not insert a newline at the end. Sfdisplay does.

$fdisplay(file, "Hello World"); is the same as $fwrite(file, "Hello
World\n");

$fdisplay(file, "1");
$fdisplay(file, "2");
// Result is:
// 1
// 2

$fwrite(file, "1");
$fwrite(file, "2");
// Result is:
// 12

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
problem using $fdisplay to dump signals into file dinesh Verilog 2 04-10-2006 09:56 PM
$fdisplay --> max number of arguments Arie Zychlinski Verilog 3 02-07-2005 07:13 PM
Difference between SV and SC Shreyas Kulkarni Verilog 1 12-19-2004 04:14 PM
Difference between net and reg Sandhya Verilog 1 10-15-2003 04:53 PM
Re: What's the difference between HDL Compiler(Presto Verilog) & HDL Compiler for Verilog? Richard Iachetta Verilog 0 07-24-2003 09:56 PM


All times are GMT +1. The time now is 04:25 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2019, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved