FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-27-2006, 12:24 AM
Joe
Guest
 
Posts: n/a
Default Declaring an output as 'not connected'

When I instantiate a module and leave one of its output non connected,
I get a warning complaining that the output was left open (I am using
Xilinx ISE 8.1i).

Is there a way (or a trick) to declare in Verilog that a certain output
port is intentionally not connected? (and by that, avoiding the warning
message).

Thanks,

Joe

Reply With Quote
  #2 (permalink)  
Old 05-27-2006, 05:29 AM
unfrostedpoptart
Guest
 
Posts: n/a
Default Re: Declaring an output as 'not connected'


Joe wrote:
> When I instantiate a module and leave one of its output non connected,
> I get a warning complaining that the output was left open (I am using
> Xilinx ISE 8.1i).
>
> Is there a way (or a trick) to declare in Verilog that a certain output
> port is intentionally not connected? (and by that, avoiding the warning
> message).


This is tool-specific: there's no answer that will work with
everything. ISE, since 7.1, has had very extensive warning/error
filtering. Look at the docs to see how to use it.

David

Reply With Quote
  #3 (permalink)  
Old 05-29-2006, 06:47 AM
Guest
 
Posts: n/a
Default Re: Declaring an output as 'not connected'

Joe wrote:
> When I instantiate a module and leave one of its output non connected,
> I get a warning complaining that the output was left open (I am using
> Xilinx ISE 8.1i).
>
> Is there a way (or a trick) to declare in Verilog that a certain output
> port is intentionally not connected? (and by that, avoiding the warning
> message).
>
> Thanks,
>
> Joe



Reply : Ramakrishna
It is obvious that any simulater will flag a warning message if any of
the
o/p is kept open(i.e., output is floating).

You have an option for filtering the Messages. for example: if you are
using
ncverilog as a simulator then you need to pass the filter constraint
throgh the
Command line like +nowarn< argument >, here argument is the header of
the
meassge (warning).

ok,
bye
RK

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Read a reg value from the outer module without declaring port [email protected] Verilog 3 05-18-2006 08:19 AM
PAL TV Output Gary Crean Verilog 4 08-02-2005 02:59 PM
diffrence between declaring an o/p port as wire and declaring it as register. mohammed rafi Verilog 5 05-24-2004 04:42 AM
constant connected to instance output Saurabh Verma Verilog 2 05-06-2004 12:54 AM
How to find if two nets are connected in PLI Arash Verilog 0 04-01-2004 01:44 AM


All times are GMT +1. The time now is 06:51 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved