FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-10-2005, 08:30 PM
Jason Zheng
Guest
 
Posts: n/a
Default cver on sparc

Has anyone compiled cver on a sparc platform?

I tried to compile it on a sun blade 1000 workstation, but i get the
following error:

gcc -mcpu=v8 -pipe -Wall -I../pli_incs -fno-strength-reduce
-fomit-frame-pointer -O2 --export-dynamic ../objs/dig_main.o
.../objs/cver.o ../objs/v_src.o ../objs/v_src2.o ../objs/v_src3.o
.../objs/v_fx.o ../objs/v_fx2.o ../objs/v_fx3.o ../objs/v_cnv.o
.../objs/v_ex.o ../objs/v_ex2.o ../objs/v_ex3.o ../objs/v_ex4.o
.../objs/v_trch.o ../objs/v_del.o ../objs/v_sdf.o ../objs/v_prp.o
.../objs/v_prp2.o ../objs/v_sim.o ../objs/v_dbg.o ../objs/v_dbg2.o
.../objs/v_ms.o ../objs/v_tf.o ../objs/v_acc.o ../objs/v_vpi.o
.../objs/v_vpi2.o ../objs/v_vpi3.o \
-lm -ldl -o ../bin/cver
Undefined first referenced
symbol in file
strerror_r ../objs/v_ex.o
ld: fatal: Symbol referencing errors. No output written to ../bin/cver
collect2: ld returned 1 exit status
*** Error code 1
make: Fatal error: Command failed for target `cver'

I'm using gcc3.0 and gpl cver 2.10a source.

Thanks in advance.
Reply With Quote
  #2 (permalink)  
Old 01-10-2005, 09:36 PM
glen herrmannsfeldt
Guest
 
Posts: n/a
Default Re: cver on sparc



Jason Zheng wrote:
> Has anyone compiled cver on a sparc platform?


> I tried to compile it on a sun blade 1000 workstation, but i get the
> following error:


(snip)

> Undefined first referenced
> symbol in file
> strerror_r ../objs/v_ex.o
> ld: fatal: Symbol referencing errors. No output written to ../bin/cver


strerror_r is the reentrant version (with an extra argument) of
the C library strerror routine. It seems that Solaris doesn't have one.

It might be that source is readily available, though I am surprised that
to configuration script didn't figure it out.

-- glen

Reply With Quote
  #3 (permalink)  
Old 01-10-2005, 10:01 PM
Jason Zheng
Guest
 
Posts: n/a
Default Re: cver on sparc

glen herrmannsfeldt wrote:
>
>
> Jason Zheng wrote:
>
>> Has anyone compiled cver on a sparc platform?

>
>
>> I tried to compile it on a sun blade 1000 workstation, but i get the
>> following error:

>
>
> (snip)
>
>> Undefined first referenced
>> symbol in file
>> strerror_r ../objs/v_ex.o
>> ld: fatal: Symbol referencing errors. No output written to ../bin/cver

>
>
> strerror_r is the reentrant version (with an extra argument) of
> the C library strerror routine. It seems that Solaris doesn't have one.
>
> It might be that source is readily available, though I am surprised that
> to configuration script didn't figure it out.
>
> -- glen
>

cver source tarball didn't come with a configure script. Do you know of
any detour to this issue?

thanks,

Jason Zheng
Reply With Quote
  #4 (permalink)  
Old 01-14-2005, 10:06 PM
Jason Zheng
Guest
 
Posts: n/a
Default Re: cver on sparc

glen herrmannsfeldt wrote:
>
>
> Jason Zheng wrote:
>
>> Has anyone compiled cver on a sparc platform?

>
>
>> I tried to compile it on a sun blade 1000 workstation, but i get the
>> following error:

>
>
> (snip)
>
>> Undefined first referenced
>> symbol in file
>> strerror_r ../objs/v_ex.o
>> ld: fatal: Symbol referencing errors. No output written to ../bin/cver

>
>
> strerror_r is the reentrant version (with an extra argument) of
> the C library strerror routine. It seems that Solaris doesn't have one.
>
> It might be that source is readily available, though I am surprised that
> to configuration script didn't figure it out.
>
> -- glen
>

I got a reply from cver's support email. Turns out you can change
strerror_r to strerror. It compiled just fine.

Jason
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
ANNOUNCE: MyHDL 0.4.1 with cver support Jan Decaluwe Verilog 0 12-30-2004 11:56 PM
GPL Cver now supports Cygwin - PLI works with Cygwin release 1.55 and earlier pini Verilog 1 11-13-2004 04:11 PM
Simulation problem in CVER - why not answer our support email first? Steve Meyer Verilog 0 10-12-2004 08:17 AM
Simulation problem in CVER FairChild Verilog 0 09-21-2004 12:28 PM
GPL Cver now supports Cygwin Steve Meyer Verilog 0 03-03-2004 05:04 PM


All times are GMT +1. The time now is 06:51 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved