FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-13-2008, 12:11 AM
akineko
Guest
 
Posts: n/a
Default CPU Model for Co-simulation

Hello everyone,

I would like to create a scheme to hook up an external CPU model to a
Verilog design.
I have already established a basic communication protocol to link
Verilog design to an external device.
So, it should be easy to link a CPU model to a Verilog design.

I'm looking for a 32-bit CPU model written in C or Java or Python or
any high-level language that can be supported by gcc.
So far, I can think of are SPARC V8 or DLX CPU, which was designed by
Hennessy and Patterson.
As I don't want to spend time to create development environment for
this, I would like to find a CPU which is ready to plug-in.

The goal of my experiment is to create a framework so that any
external model (CPU, DSP, compression engine, and other IPs) can be
easily plugged in to a Verilog design.

Any comments, any suggestions will be greatly appreciated.

Aki Niimura

Reply With Quote
  #2 (permalink)  
Old 10-13-2008, 04:16 PM
Guest
 
Posts: n/a
Default Re: CPU Model for Co-simulation

On 13 אוקטובר, 01:11, akineko <[email protected]> wrote:
> Hello everyone,
>
> I would like to create a scheme to hook up an external CPU model to a
> Verilog design.
> I have already established a basic communication protocol to link
> Verilog design to an external device.
> So, it should be easy to link a CPU model to a Verilog design.
>
> I'm looking for a 32-bit CPU model written in C or Java or Python or
> any high-level language that can be supported by gcc.
> So far, I can think of are SPARC V8 or DLX CPU, which was designed by
> Hennessy and Patterson.
> As I don't want to spend time to create development environment for
> this, I would like to find a CPU which is ready to plug-in.
>
> The goal of my experiment is to create a framework so that any
> external model (CPU, DSP, compression engine, and other IPs) can be
> easily plugged in to a Verilog design.
>
> Any comments, any suggestions will be greatly appreciated.
>
> Aki Niimura


If you have a simulator that supports both VHDL and verilog than you
may use leon. leon 2 is a full soc. I have a few examples in my site:
http://bknpk.no-ip.biz like
http://bknpk.no-ip.biz/leon_i2c_syn/leon_i2c_syn.html
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
PowerPC HDL model for simulation Pinhas Verilog 1 10-08-2007 01:58 AM
SD/MMC card Simulation Model Stephen Williams Verilog 5 11-23-2006 11:28 AM
Free software to create simulation model from verilog HDL? ajcrm125 Verilog 1 02-04-2006 02:17 AM
FIR Filter Model priya Verilog 4 08-18-2005 10:32 PM
Re: The Verilog PLL model? Asher C. Martin Verilog 1 06-28-2003 05:21 AM


All times are GMT +1. The time now is 06:59 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved