FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-21-2004, 08:03 AM
~~ VerilogMan ~~
Guest
 
Posts: n/a
Default Convolution encoder

Hi ,
I have been spending a LOT of times creating this convoultion encoder...
When I try to run the testbecnh (the file named viertib_tb) my data in does
not match my data out for some odd reason... I think it comes from the add
compare select module ... but i did not manage to track it and find it ...
the design is composed of a encoder part and decoder part. encoder i am
pretty sure it works fine. It bugs somewhere in the dencoder files i think.
It could be also the modrwcounter file, the module sending the enables
signals.
Anyone could take a quick look at the files to see where the problem could
be from plz ?

Files are located at www.engsoc.org/~sorouche/code.zip
thx


Reply With Quote
  #2 (permalink)  
Old 11-22-2004, 06:01 AM
~~ VerilogMan ~~
Guest
 
Posts: n/a
Default Re: Convolution encoder

I found the bug!
Thanks anyways !


"~~ VerilogMan ~~" <[email protected]> wrote in message
news:[email protected]
> Hi ,
> I have been spending a LOT of times creating this convoultion encoder...
> When I try to run the testbecnh (the file named viertib_tb) my data in
> does
> not match my data out for some odd reason... I think it comes from the add
> compare select module ... but i did not manage to track it and find it ...
> the design is composed of a encoder part and decoder part. encoder i am
> pretty sure it works fine. It bugs somewhere in the dencoder files i
> think.
> It could be also the modrwcounter file, the module sending the enables
> signals.
> Anyone could take a quick look at the files to see where the problem could
> be from plz ?
>
> Files are located at www.engsoc.org/~sorouche/code.zip
> thx
>



Reply With Quote
  #3 (permalink)  
Old 11-22-2004, 06:01 AM
~~ VerilogMan ~~
Guest
 
Posts: n/a
Default Re: Convolution encoder

I found the bug!
Thanks anyways !


"~~ VerilogMan ~~" <[email protected]> wrote in message
news:[email protected]
> Hi ,
> I have been spending a LOT of times creating this convoultion encoder...
> When I try to run the testbecnh (the file named viertib_tb) my data in
> does
> not match my data out for some odd reason... I think it comes from the add
> compare select module ... but i did not manage to track it and find it ...
> the design is composed of a encoder part and decoder part. encoder i am
> pretty sure it works fine. It bugs somewhere in the dencoder files i
> think.
> It could be also the modrwcounter file, the module sending the enables
> signals.
> Anyone could take a quick look at the files to see where the problem could
> be from plz ?
>
> Files are located at www.engsoc.org/~sorouche/code.zip
> thx
>




Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On



All times are GMT +1. The time now is 10:33 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved