FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 02-17-2005, 09:19 PM
tom
Guest
 
Posts: n/a
Default Confluence 0.10.3 Released

Confluence 0.10.3 includes the initial FNF C model generator.

http://www.confluent.org

The resulting C code is significantly different than that produced by
the pre-FNF generator. For now, there is no VCD, testbench, or piped
simulation interface support.

Some new features:

- New simulator data structure.
- Constructor and destructor functions.
- Init and calculation functions.
- Enables running multiple simulation models at once.
- Provides access to all named signals in a design:
debug = sim.signals.top_level.subsystem1.output2;
- Transition level modeling.
- Calculates values for each transition, not just per clock cycle.
- Built-in FNF primitive functions.

Confluence 0.10.3 includes the Icarus Verilog FNF generator, providing
a path from Verilog to C (not to mention VHDL, NuSMV, and JHDL).

Aside from compilation, the C model generator has not undergone
extensive testing. Bug feedback is appreciated. A code review of the
FNF primitive functions would especially be helpful:

$ fnf -read_fnf out.fnf -write_c out # See out.c for FNF primitives.

Confluence and FNF support for black-boxes, timing constraints,
properties, and SystemC generation are next on the list.

http://www.confluent.org/wiki/doku.php?id=wishlist

-Tom

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
[ANN] InFormal 0.1.1 Released Tom Hawkins Verilog 2 11-09-2004 02:29 PM
[ANN] Confluence 0.7.1 Released Tom Hawkins Verilog 0 10-23-2003 10:17 PM
Verilog FAQ version 10.03 released [email protected] Verilog 0 09-30-2003 06:56 PM


All times are GMT +1. The time now is 05:59 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved