FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-15-2006, 09:37 PM
anand
Guest
 
Posts: n/a
Default cascaded dividers for dividing down clocks

Hi

I have observed in our past 2-3 designs that dividers (for PLL/Post and
Pre dividers to generate clocks of different frequencies) are almost
always in cascaded form.
is there a specific reason why this is designed this way? Why not have
a singe stage divider instead of 3 stages?

Reply With Quote
  #2 (permalink)  
Old 08-16-2006, 09:21 PM
gabor
Guest
 
Posts: n/a
Default Re: cascaded dividers for dividing down clocks


anand wrote:
> Hi
>
> I have observed in our past 2-3 designs that dividers (for PLL/Post and
> Pre dividers to generate clocks of different frequencies) are almost
> always in cascaded form.
> is there a specific reason why this is designed this way? Why not have
> a singe stage divider instead of 3 stages?


What technology are you using? The most comman reason to
cascade dividers is that a longer divider won't meet the carry
chain timing at the input frequency. The first stage in this case
is normally referred to as a prescaler. A long synchronous
counter needs to meet the carry in to the last flip-flop within
1 clock cycle. A ripple-carry counter can run at the toggle
rate of the first flip-flop.

HTH,
Gabor

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Multiple related clocks in Verilog? Tobias Weingartner Verilog 1 01-10-2006 10:47 PM
nested/cascaded conditional operators Jason Zheng Verilog 4 09-22-2005 06:16 PM
Defining clocks in STA reni Verilog 1 06-30-2005 09:25 AM
Is there any disadvantages in two clocks connect to a DFF through a MUX? Ensoul Chee Verilog 1 10-26-2004 08:57 PM
Multiple clocks generation Monib Khan Verilog 1 08-04-2003 05:10 PM


All times are GMT +1. The time now is 09:09 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved