FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-25-2003, 02:06 PM
Atif
Guest
 
Posts: n/a
Default Booth's Algorith Implementation

I want to implement Booth's algorithm in verilog for multiplying two
four bit numbers with an output of 8 bits.

I have designed two modules addsub and shift which works fine
indivisually. But when I use them in my mul module (that is a module
to implement booth's algo). I've to use them inside the procedural
blocks to add/sub or shift the numbers to implement the booth's algo.
But I cannot instantiate any module inside a procedural block.

module addsub(out, a, b);
....
endmodule

module shift(out, a, b);
....
endmodule

module mul(out, a, b);
....
initial
begin
if(out[0]<invbit)
addsub myadd(out,..,.. );
end
endmodule

How can I solve this problem?

Regards
Atif Nadeem
Reply With Quote
  #2 (permalink)  
Old 07-27-2003, 04:43 AM
Kevin Neilson
Guest
 
Posts: n/a
Default Re: Booth's Algorith Implementation

"Atif" <[email protected]> wrote in message
news:[email protected] om...
> I want to implement Booth's algorithm in verilog for multiplying two
> four bit numbers with an output of 8 bits.
>


>
> How can I solve this problem?
>
> Regards
> Atif Nadeem



The TA might know.


Reply With Quote
  #3 (permalink)  
Old 07-27-2003, 10:22 PM
john jakson
Guest
 
Posts: n/a
Default Re: Booth's Algorith Implementation

"Kevin Neilson" <[email protected]> wrote in message news:<[email protected]>...
> "Atif" <[email protected]> wrote in message
> news:[email protected] om...
> > I want to implement Booth's algorithm in verilog for multiplying two
> > four bit numbers with an output of 8 bits.
> >

>
> >
> > How can I solve this problem?
> >
> > Regards
> > Atif Nadeem

>
>
> The TA might know.


So might Mr Google!
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On



All times are GMT +1. The time now is 01:09 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved