FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-05-2006, 06:47 AM
miniwolf
Guest
 
Posts: n/a
Default binary coded decimal code.

Please, Write and verify a Verilog model that will assert its output if
a 4-bit input word is not a valid binary coded decimal code.

What does it mean?
If input is not BCD, output is '1' ?

How can I code by verilog?

Reply With Quote
  #2 (permalink)  
Old 05-05-2006, 07:04 AM
Ralf Hildebrandt
Guest
 
Posts: n/a
Default Re: binary coded decimal code.

miniwolf wrote:
> Please, Write and verify a Verilog model that will assert its output if
> a 4-bit input word is not a valid binary coded decimal code.
>
> What does it mean?
> If input is not BCD, output is '1' ?


Yes.

> How can I code by verilog?


Do you know what BCD is? If yes, you should know which bit combinations
are valid BCD symbols and which are not. (You have 4 bits but use only
10 symbols.) It should be easy to write a combinational logic block that
tests just this. (This comb. logic will have spikes, but there is
nothing mentioned about that in your homework topic.)

Ralf
Reply With Quote
  #3 (permalink)  
Old 05-05-2006, 10:30 AM
mk
Guest
 
Posts: n/a
Default Re: binary coded decimal code.

On 4 May 2006 22:47:27 -0700, "miniwolf" <[email protected]> wrote:

>Please, Write and verify a Verilog model that will assert its output if
>a 4-bit input word is not a valid binary coded decimal code.
>
>What does it mean?
>If input is not BCD, output is '1' ?
>
>How can I code by verilog?


You mean you're looking for a module which gives a one if its 4 bit
input is greater than 9 ? So "If the output is greater than 9 return 1
else 0" should be what you're looking for.
Reply With Quote
  #4 (permalink)  
Old 05-05-2006, 12:32 PM
miniwolf
Guest
 
Posts: n/a
Default Re: binary coded decimal code.

Thanks a lot.

I didn't understand the point.
This summary is barely comprehensible.

Reply With Quote
  #5 (permalink)  
Old 05-06-2006, 10:44 PM
Ron
Guest
 
Posts: n/a
Default Re: binary coded decimal code.

miniwolf wrote:
> ... if a 4-bit input word is not a valid
> binary coded decimal code.
> What does it mean?
> If input is not BCD, output is '1' ?
>


Hi miniwolf. Please see:

http://www.google.com/search?hl=en&q...=Google+Search
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Binary divider [email protected] Verilog 0 01-20-2006 05:41 AM
gpl cver binary Jason Zheng Verilog 0 01-12-2005 07:23 PM
Can NC_Verilog use PLI modules coded with C AND C++ mixed? WestPort Verilog 0 10-02-2004 02:37 AM
Verilog Netlest Reader Code, ATPG Code Robert Posey Verilog 0 11-19-2003 11:41 PM
Need some models and tests coded soon J F Verilog 0 06-28-2003 06:22 AM


All times are GMT +1. The time now is 10:38 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved