FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-30-2004, 04:31 AM
David Kepley
Guest
 
Posts: n/a
Default Bidirectional Bus delay modeling

I need to model my board delay from my FPGA model from/to my SDRAM model. I
was trying to do this in Modelsim using a specy block, but can't seem to get
it right...

Dave K.


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
[ANN] Python as a test and modeling language for Verilog Verilog 0 07-15-2004 03:28 PM
delay annotation Manjunath Bhat Verilog 0 05-06-2004 12:53 AM
Modeling hardware in Matlab/Simulink (delay, etc.)? moe Verilog 1 10-26-2003 08:38 PM
Is there any book discuss behavioral modeling in detail? Peng Yu Verilog 0 07-29-2003 07:02 PM
Transport Delay and Inertial Delay kumar Verilog 0 07-16-2003 03:34 PM


All times are GMT +1. The time now is 06:00 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved