FPGA Central

#1 (**permalink**) 10-29-2004, 07:55 AM

hi i m new to verilog and i have a project which is about the binomial
theorem
i.e
4-stage fixed-point binomial pipeline
i dont know exactly how to code it in verilog
feel free to mail me on [email protected],[email protected]
thank you

#2 (**permalink**) 10-29-2004, 08:26 AM

i want urgent replies or suggestion as i have a very little time to
complete it

#3 (**permalink**) 10-29-2004, 05:29 PM

probably not the best forum for urgent answers ... do your own homework!

"dolly" <[email protected]> wrote in message
news:[email protected] lkaboutprogramming.com...
>i want urgent replies or suggestion as i have a very little time to
> complete it
>

#4 (**permalink**) 10-29-2004, 06:04 PM

dolly wrote:
> i want urgent replies or suggestion as i have a very little time to
> complete it
>
Have you ever thought of a term called "outsource"?

FPGA Central

World's 1st FPGA Portal