FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-29-2004, 08:55 AM
dolly
Guest
 
Posts: n/a
Default Beginner to verilog

hi i m new to verilog and i have a project which is about the binomial
theorem
i.e
4-stage fixed-point binomial pipeline
i dont know exactly how to code it in verilog
feel free to mail me on [email protected],[email protected]
thank you

Reply With Quote
  #2 (permalink)  
Old 10-29-2004, 09:26 AM
dolly
Guest
 
Posts: n/a
Default Re: Beginner to verilog

i want urgent replies or suggestion as i have a very little time to
complete it

Reply With Quote
  #3 (permalink)  
Old 10-29-2004, 06:29 PM
Mike Lewis
Guest
 
Posts: n/a
Default Re: Beginner to verilog

probably not the best forum for urgent answers ... do your own homework!

"dolly" <[email protected]> wrote in message
news:[email protected] lkaboutprogramming.com...
>i want urgent replies or suggestion as i have a very little time to
> complete it
>



Reply With Quote
  #4 (permalink)  
Old 10-29-2004, 07:04 PM
m.deng
Guest
 
Posts: n/a
Default Re: Beginner to verilog

dolly wrote:
> i want urgent replies or suggestion as i have a very little time to
> complete it
>

Have you ever thought of a term called "outsource"?

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On



All times are GMT +1. The time now is 02:49 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved