FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-14-2007, 04:09 PM
chewie54
Guest
 
Posts: n/a
Default Anyone using the TimingAnalyzer

Hello All,

Back in the 2002, I was developing a program called the
TimingAnalyzer. Below is a copy of an announcement made
on this forum back then.

I was wondering if anyone has been using it since then or what
programs your are using to do timing diagrams?

Regards,
Dan Fabrizio



------------------------------------------------------------------------------------------
The TimingAnalyzer can be used to draw timing diagrams and
check for timing problems in digital systems. The diagrams
can be included in word processing documents, printed, or
saved as image files.

Signals, clocks, buses, logic gate functions, counters,
shift registers, delays, constraints, arithmetic functions,
statebars, and text labels can be easily added using the GUI.

Part libraries are saved in text files so the user can easily
add new parts, delays, constraints, or completely
new libraries. The timing diagram is also saved as text so it
can easily be distributed or modified.

It was written using Java with the intention of being a single source
cross-platform application. I'm testing it in Windows and Linux.

Reply With Quote
  #2 (permalink)  
Old 05-14-2007, 04:44 PM
Mike Treseler
Guest
 
Posts: n/a
Default Re: Anyone using the TimingAnalyzer

chewie54 wrote:

> I was wondering if anyone has been using it since then or what
> programs your are using to do timing diagrams?


Modelsim.

-- Mike Treseler
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On



All times are GMT +1. The time now is 02:07 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved