FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-01-2007, 01:10 PM
Guest
 
Posts: n/a
Default Any idea about jumpered ports

Verilog VPI allows you to iterate on mulitple ports for a particular
signal.
Is it possible to have more than one port for a same signal.

Somewhere I remember they were mentioned as jumpered ports. Can
anybody help me to it

I am not asking about portInsts, rather ports

Reply With Quote
  #2 (permalink)  
Old 07-04-2007, 01:46 PM
Jonathan Bromley
Guest
 
Posts: n/a
Default Re: Any idea about jumpered ports

On Sun, 01 Jul 2007 04:10:37 -0700, "[email protected]"
<[email protected]> wrote:

>Is it possible to have more than one port for a same signal.


Yes. You can also have more than one signal on the same
port...

>Somewhere I remember they were mentioned as jumpered ports. Can
>anybody help me to it


module jumper( .a(L), .b(L) );
inout L;
endmodule

It's wild, bizarre syntax. The module has two ports called
"a" and "b". Those port names live in a different namespace
than the rest of the module, so I can't give them port
direction (or any other attributes) within the module
itself, since code inside the module can't see the port
names at all. So I must decorate the internal net L with
the port direction. However, you *can* make it look sensible
by using Verilog-2001 port declarations - and you can then
ascribe any direction to jumpered ports:

module passthrough( input wire .a(L), output wire .b(L) );
wire L;
endmodule
--
Jonathan Bromley, Consultant

DOULOS - Developing Design Know-how
VHDL * Verilog * SystemC * e * Perl * Tcl/Tk * Project Services

Doulos Ltd., 22 Market Place, Ringwood, BH24 1AW, UK
[email protected]
http://www.MYCOMPANY.com

The contents of this message may contain personal views which
are not the views of Doulos Ltd., unless specifically stated.
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
verilog code for the "international data encryption algorithm(IDEA)" neelima Verilog 0 01-23-2007 11:09 AM
verilog code for the "international data encryption algorithm(IDEA)" neelima Verilog 0 01-23-2007 11:09 AM
emacs crashes with the latest verilog-mode on WinXP. Any idea? Jim Wu Verilog 1 09-07-2006 07:58 PM
using array ports in SV Chris Briggs Verilog 1 11-11-2005 02:35 AM
Any idea about generating SAIF files ? New to Power Analysis Verilog 3 10-22-2004 11:24 AM


All times are GMT +1. The time now is 08:01 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved