FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-23-2008, 12:39 AM
Posts: n/a
Default ANNOUNCE: new version TimingAnalyzer beta0.84 available

Hello All,

A new version beta 0.84 is now available. The following changes and
additions have occurred.

1. Added eps,pdf,svg,png,gif,and emf file formats to SE
2. Added bus value button so H L Z and X now work with busses
3. Added IncDecBusValueCommand (increment and decrement use undo/
4. Added IncDecSpaceAboveCommand (making space above a signal uses
5. Updated pop-up context sensitive menus
6. Updated script window open and close positions
7. Updated help user manual.
8. Fixed updateBusValueCommand (previously, the next edge pt1 was
not updated )
9. Fixed double click on bus value made a new edge

You can download the Free Edition now and read all about the
TimingAnalyzer at:

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
ANNOUNCE: new version beta0.84 available timinganalyzer Verilog 0 06-23-2008 12:37 AM
ANNOUNCE: TimingAnalyzer -- new updated version timinganalyzer Verilog 3 06-13-2008 04:29 AM
ANNOUNCE:-- TimingAnalyzer Free Version -- Draw timing diagrams timinganalyzer Verilog 18 06-06-2008 06:39 PM
Anyone using the TimingAnalyzer chewie54 Verilog 1 05-14-2007 03:44 PM
New version of HDLmaker available B. Joshua Rosen Verilog 0 09-30-2003 09:39 PM

All times are GMT +1. The time now is 10:23 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved