FPGA Groups

FPGA Groups (http://www.fpgacentral.com/group/index.php)
-   Verilog (http://www.fpgacentral.com/group/forumdisplay.php?f=12)
-   -   ANNOUNCE: new version TimingAnalyzer beta0.84 available (http://www.fpgacentral.com/group/showthread.php?t=46965)

timinganalyzer 06-23-2008 12:39 AM

ANNOUNCE: new version TimingAnalyzer beta0.84 available
 
Hello All,

A new version beta 0.84 is now available. The following changes and
additions have occurred.

1. Added eps,pdf,svg,png,gif,and emf file formats to SE
2. Added bus value button so H L Z and X now work with busses
3. Added IncDecBusValueCommand (increment and decrement use undo/
redo)
4. Added IncDecSpaceAboveCommand (making space above a signal uses
undo/redo)
5. Updated pop-up context sensitive menus
6. Updated script window open and close positions
7. Updated help user manual.
8. Fixed updateBusValueCommand (previously, the next edge pt1 was
not updated )
9. Fixed double click on bus value made a new edge

You can download the Free Edition now and read all about the
TimingAnalyzer at:

www.timing-diagrams.com


All times are GMT +1. The time now is 12:03 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved