FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-14-2006, 11:22 PM
Posts: n/a
Default ANNC: Verilog Coding for FPGA Webcast

Lattice is holding a webcast this Tuesday, September 19, "Optimizing
Verilog Coding for More Efficient FPGA Synthesis." The presenter will
be Troy Scott, from our software marketing group.

If you're interested, the event takes place live at 11am Pacific, 18:00
GMT. In addition, you will be able to view this webcast archive
on-demand, at your convenience, starting a few hours after the live
event takes place.

You can register by clicking:

Bart Borosky, Lattice

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
Differences in Verilog Coding for ASIC's and FPGAs rsk Verilog 7 02-25-2005 06:43 PM
Denali Verification Webcast Series with Sean Smith Dec 15-16 Sean W, Smith Verilog 0 12-08-2004 12:24 AM
Verilog coding question ndesi Verilog 1 05-12-2004 05:09 AM
Re: Verilog Tcl editor with color coding a2zasics Verilog 3 10-15-2003 03:38 AM
Verilog coding styles for ASICs Muruku ANAND Verilog 4 07-30-2003 09:27 PM

All times are GMT +1. The time now is 06:17 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved