FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-30-2007, 10:40 PM
Posts: n/a
Default ANNC: Secure FPGA Configuration Over Ethernet Webcast

Lattice is holding a webcast tomorrow, Thursday, May 31, "Secure FPGA
Configuration Over Ethernet," covering a Verilog / FPGA based design
application of a reconfigurable soft embedded microprocessor system.
The presenter will be Johnathan Mantey, from our applications
engineering group.

If you're interested, the event takes place live at 11am Pacific,
18:00 GMT. In addition, you will be able to view this webcast archive
on-demand, at your convenience, starting a few hours after the live
event takes place.

You can register by clicking:

Bart Borosky, Lattice

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
ANNC: Tips for FPGA Timing Closure Webcast bart Verilog 0 03-28-2007 12:31 AM
ANNC: Open Source, Free 32-bit soft processor webcast bart Verilog 6 10-19-2006 09:30 AM
ANNC: Verilog Coding for FPGA Webcast bart Verilog 0 09-14-2006 10:22 PM
Denali Verification Webcast Series with Sean Smith Dec 15-16 Sean W, Smith Verilog 0 12-07-2004 11:24 PM
When to read a configuration register? Uwe Stange Verilog 1 10-07-2003 09:50 AM

All times are GMT +1. The time now is 09:39 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved