FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-09-2004, 03:18 AM
Tom Hawkins
Guest
 
Posts: n/a
Default [ANN] InFormal 0.1.1 Released

Hello,

I just released InFormal 0.1.1: a new open-source assertion based
verification tool. InFormal can prove the correctness of Verilog
designs without using simulation -- otherwise known as formal
verification.

With release 0.1.1, InFormal now provides initial support for
PSL/Sugar. Currently only a small subset of PSL is supported, but
it's PSL never the less.

Though InFormal is in very early beta, it has already uncovered bugs
in real designs -- in part thanks to automatic assertions. Using
InFormal's automatic assertions, engineers can find potential design
issues without having to explicitly define PSL properties.

InFormal leverages the elaboration and synthesis technology of Icarus
Verilog with the high performance symbolic model checking engine of
NuSMV. Many thanks to the Icarus and NuSMV teams for providing their
awesome open-source technology.

For more information on InFormal, including source code and Linux
binaries, visit:

http://www.confluent.org/

Enjoy!

-Tom
Reply With Quote
  #2 (permalink)  
Old 11-09-2004, 07:58 AM
Nicolas Matringe
Guest
 
Posts: n/a
Default Re: [ANN] InFormal 0.1.1 Released

Tom Hawkins a écrit:
> Hello,
>
> InFormal can prove the correctness of Verilog designs without using simulation


I'm sure VHDL users will be very happy to know this...

--
____ _ __ ___
| _ \_)/ _|/ _ \ Adresse de retour invalide: retirez le -
| | | | | (_| |_| | Invalid return address: remove the -
|_| |_|_|\__|\___/

Reply With Quote
  #3 (permalink)  
Old 11-09-2004, 02:29 PM
Tom Hawkins
Guest
 
Posts: n/a
Default Re: [ANN] InFormal 0.1.1 Released

Nicolas Matringe <[email protected]> wrote in message news:<[email protected]>...
> Tom Hawkins a écrit:
> > Hello,
> >
> > InFormal can prove the correctness of Verilog designs without using simulation

>
> I'm sure VHDL users will be very happy to know this...


Sounds like you're volunteering! The InFormal netlist representation
is very straight forward. Simply write some code for GHDL to generate
an InFormal netlist; then you're all set: formal verification with
VHDL.

-Tom
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
[ANN] Confluence 0.7.1 Released Tom Hawkins Verilog 0 10-23-2003 10:17 PM
Verilog FAQ version 10.03 released [email protected] Verilog 0 09-30-2003 06:56 PM


All times are GMT +1. The time now is 06:31 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved