FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-23-2003, 10:17 PM
Tom Hawkins
Guest
 
Posts: n/a
Default [ANN] Confluence 0.7.1 Released

I just released Confluence 0.7.1, which includes a few
minor language improvements and a new installation package.

Confluence is a functional programming language for RTL logic design.
The Confluence compiler generates synthesizable Verilog and VHDL
and cycle-accurate C and Python models.

And with 0.7, Confluence also integrates with the open-source SPIN
Model Checker to conduct formal verification, random simulation,
and equivalence checking.

Downloads:
http://www.launchbird.com/download.html
http://spinroot.com/

Regards,
Tom

--
Tom Hawkins
Launchbird Design Systems, Inc.
952-200-3790
http://www.launchbird.com/
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On



All times are GMT +1. The time now is 09:01 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved