FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > Mailing List > Newsletter

Newsletter Various newsletters related to FPGAs

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-28-2009, 07:16 AM
Programmable Logic DesignLine
Posts: n/a
Default Stratix IV User Guide Lite / When will ICs recover? / More

Programmable Logic DesignLine Newsletter

The Programmable Logic DesignLine Newsletter is
delivered to you free of charge from the staff of
Programmable Logic DesignLine. To view the
Programmable Logic DesignLine visit:



This issue sponsored by: Actel

Low power, low cost, small form factor, AND reprogrammability-now you
can have it all with Actel nano FPGAs. Targeting high-volume
applications and the portable market, Actel IGLOO nano and
ProASIC 3 nano FPGAs enable you to take your design ideas to
market profitability in nano time. Read the White Papers and watch
the webcast: http://newsletter.designlinenetwork....rT0LOB0HGWm0Ew

This week we added another great design resource to Programmable Logic
DesignLine--one that is sure to benefit anyone using Stratix IV FPGAs
from Altera Corp. The Stratix IV User Guide Lite is meaty enough to
describe the capabilities and feature set of the devices as well as
the process techniques to get the most out of Statix IVs. It's got a
lot more information than the product data sheet, but is a much faster
read than the entire Stratix IV Device Handbook. We hope you'll
bookmark it.

Once again Clive "Max" Maxfield came through with a pair of guest
blogs. In the first, Max offers a chance to get a free copy of the
third edition of his book, Bebop to the Boolean Boogie (An
Unconventional Guide To Electronics), simply by agreeing to do a
review of it on Amazon.com. But you'd better hurry. Only 10 copies are

Max's second blog contribution this week gives an update of his
"Man-versus-Woman Display-O-Meter" hobby project as well as the
tempting bits of trivia that he promised last week.

And, of course, this week's issue includes the best of news and
products. Happy reading.

Questions, Ideas, Comments, Complaints? Email me, Dylan McGrath, at
dmcgrath (AT) techinsights (DOT) com


--Altera Stratix IV User Guide Lite--
This paper provides potential users of Stratix IV FPGAs with an
easy-to-read overview of the capabilities of the devices. The article
describes the functionality of Stratix IVs in more detail than in the
data sheet, but avoids the minute implementation details covered in
the Stratix IV FPGA Device Handbook.


--A collection of power-aware programmable logic resources--
We've gone back through the material posted over the past year or so
and pulled out what we think are some of the best resources for
power-conscious designers selecting and working with FPGAs and other
programmable logic devices.

--Programmable clock management increases source synchronous
throughput --
This article examines the features of a dynamically adjustable
programmable skew clock chip and proposes a scheme that compensates
for various limitations and enables increasing source synchronous
communication speed while maintaining reliability. It considers the
factors limiting source synchronous communication speed, details a
dynamically adjustable skew clock chip architecture, and proposes a
source synchronous communication based on it.

--Optimizing Xilinx FPGAs for power --
As IC processes have advanced over the last half dozen years from the
130-nanometer to the 90-nm and now the 65-nm node, at each step power
management has grown in importance. This article will describe ways
designers can leverage an FPGA's programmability and use related tools
to accurately estimate power and then employ optimization techniques
to make their FPGA designs and the PCBs that contain them much more
power efficient.




--Analysis of Microchip's PIC32 library --
With the 32-bit MIPS 4K core, Microchip is now competing with the ARM
juggernaut so offering optimized DSP libraries for the PIC32 is a good
strategy. BDTI examines the library, in particular it looks at how it
stacks up against ST Micro's ARM Cortex-M3-based STM32 library

--PLX unveils PCI Express-to-USB 2.0 host controller bridge --
PLX's OXPCIe200 advanced multi-port PCIe bridge offers serial
connectivity consisting of two USB 2.0 host ports, SPI or SRAM
interface, a 950 UART port, GPIOs and Rx/Tx FIFOs.

--NXP reveals lowest power 32-bit Cortex-M3 based microcontrollers--
Focusing on innovation in energy-efficiency NXP has revealed the
industry's lowest power 32-bit Cortex-M3 based microcontrollers to
extend the world's broadest range of ARM-based processors.

--Silicon Labs: 8-bit MCU has 2 x 2 mm footprint--
Silicon Laboratories has expanded its small form factor
microcontrollers (MCUs) with the C8051T606 low cost 8-bit mixed-signal


--When will we see the IC recovery? --
The IC market is gradually improving amid the downturn, but analysts
disagree about the timing of the recovery.

--Swedish processor startup replaces CEO--
Coresonic AB, the Swedish developer of programmable baseband
processors targeting wireless and broadcast technologies, has
appointed Johan Lodenius as its chief executive officer.


--A cornucopia of fun and frivolity --
As promised, here's a bumper blog jam-packed with tempting tidbits of
trivia and tasty nuggets of knowledge.

--Shameless plug--
This is just a note to encourage anyone who hasn't checked out
Max Maxfield's Fundamentals of Mixed-Signal FPGAs course to do so
without delay.

--10 FREE copies of my Bebop book! --
My publisher is offering 10 free copies of the only electronics book
where you can simultaneously learn about state machines, musical
socks, Reed-Muller logic, and the best time of the day to eat smoked


--Fundamentals of Electronic System Level Synthesis--
In this course we will explore some of the fundamentals of ESL with
particular emphasis on one of the most mature areas, namely high-level
synthesis of the hardware portions of the system. While this area is
maturing, different vendors have chosen different languages as their
starting point and we will explore some of the tradeoffs that this

That's all for this week, but don't forget that this newsletter
contains only a subset of what's available on the Programmable Logic
DesignLine website.

~~~~~~~~~~~~~~~~~~~ NOW HIRING ~~~~~~~~~~~~~~~~~~~

Electronics Group Now Hiring 05/08/09

Boston Scientific seeking Principal Electrical Engineer in Natick, MA

EnergyHub seeking Senior Electrical Engineer in Brooklyn, NY

Schweitzer Engineering Labs seeking Engineer III in Pullman, WA

Schweitzer Engineering Labs seeking Manufacturing Engineer in
Pullman, WA

Osram Sylvania seeking Sr. Engineer in Hillsboro, NH

For more great jobs, career-related news, features and services,
please visit TechInsights EETimesCareers.

~~~~~~~~~~~~~~~Around the Network Events~~~~~~~~~~~~~~~~~~

View Our Full List of Newsletters Here!

Webinar Services: Upcoming online broadcasts

Upcoming Conferences & Events:

Electronics Event Listings:

EE Times Vendor Sponsored Product Information:



Programmable Logic DesignLine respects your time and privacy.
If you are not interested in receiving future Programmable Logic
DesignLine Newsletters, please reply to this message with the word
"UNSUBSCRIBE" in the Subject area.

**PLEASE NOTE**You are currently subscribed under the e-mail address
newsletter (AT) list (DOT) fpgacentral.com

You must use this address when trying to unsubscribe.
Anything about **the contents of this newsletter**
--comments/suggestions/questions/letters for publication--can be
directed to the editor, Dylan McGrath:
dmcgrath (AT) techinsights (DOT) com

Any questions about **your profile or registration/change of address**
can be directed to:
designlines (AT) techinsights (DOT) com

Feel free to forward this newsletter to your colleagues

Copyright TechInsights, a Division of
United Business Media LLC All rights reserved.


600 Community Drive
Manhasset, NY 11030
Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is On
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
quadrature - how to recover a sample? mbaran DSP 0 04-13-2009 02:48 PM
Virtex-5 User Guide "Lite" Peter Alfke FPGA 2 02-14-2008 12:39 AM
Doubt on the xilinx Viretex E user guide vssumesh FPGA 3 03-15-2006 06:29 AM
Recover back up recover back up FPGA 0 04-20-2005 12:37 AM
DCM recover after interruption of input clock wolfgang FPGA 3 11-04-2003 11:19 PM

All times are GMT +1. The time now is 01:36 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2019, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved