FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-04-2006, 07:56 AM
Guest
 
Posts: n/a
Default xilinx xc2vp30

Hi
Iam planning to port leon (open-source processor) in xilinx virtex-II
chip, bypassing power PC. Still May it be possible to use the resources
like ethernet transciever, audio codec available in the board. Can I
use my own tool chain with rtos like uclinux, sparc-linux-gcc etc and
run the code in leon ported in xilinx chip, development board.
Prakash

Reply With Quote
  #2 (permalink)  
Old 04-06-2006, 11:57 PM
manu
Guest
 
Posts: n/a
Default Re: xilinx xc2vp30

Hi,
I would say yes since if your xilinx demonstration board was provided
with some linux flavor (ML300 reference design is provided with a
working Monta Vista Linux demo for example, which has the required
drivers for the on chip peripherals). The main issue I can see is
perhaps a compatibility problem between your ethernet MAC and the
ethernet PHY used on the board for example.
Regards,

Manu

[email protected] a écrit :
> Hi
> Iam planning to port leon (open-source processor) in xilinx virtex-II
> chip, bypassing power PC. Still May it be possible to use the resources
> like ethernet transciever, audio codec available in the board. Can I
> use my own tool chain with rtos like uclinux, sparc-linux-gcc etc and
> run the code in leon ported in xilinx chip, development board.
> Prakash
>

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Fitting functionality in an XC2VP30 FPGA. stockton FPGA 10 04-15-2005 08:20 AM
Ml310(xc2vp30) with ppc 405,multi processor share memory? stella FPGA 2 02-25-2005 11:08 AM
Xlilinx (xc2vp30-5fg676) Fred FPGA 3 11-22-2003 09:10 AM


All times are GMT +1. The time now is 05:13 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved