FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-13-2003, 01:24 PM
Vivek
Guest
 
Posts: n/a
Default Xilinx Virtex2 tristate support

Hi,

Does anybody know, whether Xilinx Virtex2 FPGA supports internal tristate?
(the tristate that can't be pushed towards the interface or pins).

Thanks in advance,

Vivek
Reply With Quote
  #2 (permalink)  
Old 11-13-2003, 01:46 PM
Uwe Bonnes
Guest
 
Posts: n/a
Default Re: Xilinx Virtex2 tristate support

Vivek <[email protected]> wrote:
: Hi,

: Does anybody know, whether Xilinx Virtex2 FPGA supports internal tristate?
: (the tristate that can't be pushed towards the interface or pins).

Look for TBUFs
--
Uwe Bonnes [email protected]

Institut fuer Kernphysik Schlossgartenstrasse 9 64289 Darmstadt
--------- Tel. 06151 162516 -------- Fax. 06151 164321 ----------
Reply With Quote
  #3 (permalink)  
Old 11-13-2003, 05:19 PM
John_H
Guest
 
Posts: n/a
Default Re: Xilinx Virtex2 tristate support

"yes"

I opened the Virtex-II datasheet (Functional Description) and the info was
RIGHT THERE in the bookmarks, "3-State Buffers."


"Vivek" <[email protected]> wrote in message
news:[email protected] om...
> Hi,
>
> Does anybody know, whether Xilinx Virtex2 FPGA supports internal tristate?
> (the tristate that can't be pushed towards the interface or pins).
>
> Thanks in advance,
>
> Vivek



Reply With Quote
  #4 (permalink)  
Old 11-13-2003, 05:57 PM
Peter Alfke
Guest
 
Posts: n/a
Default Re: Xilinx Virtex2 tristate support

Virtex-II supports "TBUFs", which behave like the tristate drivers on
Longlines of the olden days. In physical implementation they actually
are Mux structures that avoid the slowness of the classical TBUFs.
So you could say that they are "virtual TBUFs".
PeterAlfke
================
Vivek wrote:
>
> Hi,
>
> Does anybody know, whether Xilinx Virtex2 FPGA supports internal tristate?
> (the tristate that can't be pushed towards the interface or pins).
>
> Thanks in advance,
>
> Vivek

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On



All times are GMT +1. The time now is 08:45 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved