FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-23-2005, 04:57 AM
Rob
Guest
 
Posts: n/a
Default Xilinx Powe Requirements V2PRO complaint

I'm designing with a V2PRO and its config PROM. I noticed that I will need:

1. VCCint (PROM) = 1.8V
2. VCCint (FPGA) = 1.5V
3. VCCAUX = 2.5V

The system will only deliver me 5.0V and 3.3V which means that I will need
to generate the above voltages. If I were to use an Altera Stratix part,
and its config device, I would only need to generate the 1.5V--much cleaner.

I have tight board space constraints which make working with Xilinx much
more difficult. Seems as if Altera has an advantage in this area??


Reply With Quote
  #2 (permalink)  
Old 06-23-2005, 11:30 AM
John Adair
Guest
 
Posts: n/a
Default Re: Xilinx Powe Requirements V2PRO complaint

It is a slight inconvenience but here are a couple of things that might
help. (1) Consider using a multiple ouput power controller like the TI
TPS75003. (2) You could generate 1.8V by a diode drop from 2.5V. It should
be near enough for a prom. I would not normally recommend putting anything
that switches on Vccaux but a prom that will normally only operate at
startup is unlikely to be a problem.

John Adair
Enterpoint Ltd. - Home of Broaddown2. The Ultimate Spartan3 Development
Board.
http://www.enterpoint.co.uk


"Rob" <[email protected]> wrote in message
news:[email protected]
> I'm designing with a V2PRO and its config PROM. I noticed that I will
> need:
>
> 1. VCCint (PROM) = 1.8V
> 2. VCCint (FPGA) = 1.5V
> 3. VCCAUX = 2.5V
>
> The system will only deliver me 5.0V and 3.3V which means that I will need
> to generate the above voltages. If I were to use an Altera Stratix part,
> and its config device, I would only need to generate the 1.5V--much
> cleaner.
>
> I have tight board space constraints which make working with Xilinx much
> more difficult. Seems as if Altera has an advantage in this area??
>
>



Reply With Quote
  #3 (permalink)  
Old 06-23-2005, 03:31 PM
Teo
Guest
 
Posts: n/a
Default Re: Xilinx Powe Requirements V2PRO complaint

The power supply & external prom is the reason we are using a Lattice
XP.
The part has the integrated flash and there is an on board regulator
that allows me to power the entire part with only 3.3v

Fortunately our design fits in the 10k LUT part. The largest they have
is a 20k LUT device, so don't know if that is a show stopper for you.

Reply With Quote
  #4 (permalink)  
Old 06-23-2005, 04:36 PM
Austin Lesea
Guest
 
Posts: n/a
Default Re: Xilinx Power Requirements V2PRO complaint

Rob,

Yes.

One, I count one advantage (after my Romainian role model: The Count on
Sesame Street).

Austin

Rob wrote:

> I'm designing with a V2PRO and its config PROM. I noticed that I will need:
>
> 1. VCCint (PROM) = 1.8V
> 2. VCCint (FPGA) = 1.5V
> 3. VCCAUX = 2.5V
>
> The system will only deliver me 5.0V and 3.3V which means that I will need
> to generate the above voltages. If I were to use an Altera Stratix part,
> and its config device, I would only need to generate the 1.5V--much cleaner.
>
> I have tight board space constraints which make working with Xilinx much
> more difficult. Seems as if Altera has an advantage in this area??
>
>

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Font requirements for patent applications Weng Tianxiang Verilog 2 11-07-2005 04:58 PM
Efficient Voltage Regulators Spartan 3 Current Requirements Yaju N FPGA 8 02-25-2005 04:39 AM
Mentor Precision Synthesis complaint! Andy Peters Verilog 2 07-16-2004 02:29 AM
Is Xilinx Parallel Cable III OK For Memec V2Pro / Xilinx EDK? Dave FPGA 3 04-27-2004 04:31 AM


All times are GMT +1. The time now is 02:36 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved