FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-23-2006, 04:43 AM
Bob
Guest
 
Posts: n/a
Default Xilinx -- please help with Virtex-4 datasheet


How does one, using the Virtex-4 datasheet, calculate IOB setup and hold
time requirements and global clock-to-out time for IO standards other than
LVCMOS25 fast 12mA?

Thanks in advance,
Bob


Reply With Quote
  #2 (permalink)  
Old 05-23-2006, 04:55 PM
Austin Lesea
Guest
 
Posts: n/a
Default Re: Xilinx -- please help with Virtex-4 datasheet

Bob,

For IO timing, we specify the one standard, and use the following method:

Simulate the IO standard we use as the standard with the pcb traces,
package, and load in a SI program (liek Hyperlynx).

The simulate the same IO with your specific standard.

The difference in timing, will be the difference from the standard.

Austin

Bob wrote:

> How does one, using the Virtex-4 datasheet, calculate IOB setup and hold
> time requirements and global clock-to-out time for IO standards other than
> LVCMOS25 fast 12mA?
>
> Thanks in advance,
> Bob
>
>

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Spartan3 DC datasheet Marco FPGA 1 01-25-2006 10:31 PM
Xilinx Spartan 3 CLB Slice Options - more detail than in datasheet available? Andrew FPGA FPGA 3 06-28-2005 04:59 AM
MIcroblaze FSL Datasheet Philipp Grabher FPGA 1 05-01-2005 05:30 PM
Understanding Xilinx Spartan 3 datasheet IOB timing information Andrew FPGA 1 07-19-2004 11:28 PM


All times are GMT +1. The time now is 12:05 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved