FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-09-2004, 03:23 AM
Kevin Shaw
Guest
 
Posts: n/a
Default Xilinx PLB RapidIO LVDS Core

Anyone out there using the PLB RapidIO LVDS core in the Xilinx EDK? If so,
have you been able to transmit a packet (NREAD) successfully? I've been able
to successfully complete training mode and the Error and Status CDR shows
the "Port OK" but sending an NREAD packet results in the CSR indicating
"Output Error - Encountered". Any help would be appreciated.

Thanks,

Kevin


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
1024 POINTS FFT V2.0 Xilinx Core RENE FPGA 0 09-22-2003 07:27 AM
LVDS in Xilinx (Spartan-3) Jon Elson FPGA 3 09-20-2003 05:49 AM


All times are GMT +1. The time now is 06:11 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved