FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-20-2006, 06:03 PM
Stephen Williams
Guest
 
Posts: n/a
Default Xilinx PCIe core vs. Icarus Verilog

-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1


Does anybody know if the Xilinx PCI Express cores from Xilinx can
run w/ Icarus Verilog? I can't seem to get access to an eval copy
to find out for myself. The link to the .tar.gz (and the .zip) seem
dead for me.

Nor can I find out if I can use it with WebPACK or I need the full
ISE to access the actual Verilog. The last full ISE I have is 6.2,
but I can obviously get at WebPACK releases. Does WebPACK have the
CORE generators I'd need?
- --
Steve Williams "The woods are lovely, dark and deep.
steve at icarus.com But I have promises to keep,
http://www.icarus.com and lines to code before I sleep,
http://www.picturel.com And lines to code before I sleep."
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.2.5 (GNU/Linux)
Comment: Using GnuPG with Mozilla - http://enigmail.mozdev.org

iD8DBQFER77GrPt1Sc2b3ikRAinfAJ9oG/ezCM4X3fhgUkTTnMdAJqhD5gCfZ+MH
BlApRFl0pMe8P2x5TCfhnPE=
=/YoG
-----END PGP SIGNATURE-----
Reply With Quote
  #2 (permalink)  
Old 04-21-2006, 06:47 AM
Guest
 
Posts: n/a
Default Re: Xilinx PCIe core vs. Icarus Verilog

Stephen Williams wrote:
> -----BEGIN PGP SIGNED MESSAGE-----
> Hash: SHA1
>
>
> Does anybody know if the Xilinx PCI Express cores from Xilinx can
> run w/ Icarus Verilog? I can't seem to get access to an eval copy
> to find out for myself. The link to the .tar.gz (and the .zip) seem
> dead for me.
>
> Nor can I find out if I can use it with WebPACK or I need the full
> ISE to access the actual Verilog. The last full ISE I have is 6.2,
> but I can obviously get at WebPACK releases. Does WebPACK have the
> CORE generators I'd need?
> - --
> Steve Williams "The woods are lovely, dark and deep.
> steve at icarus.com But I have promises to keep,
> http://www.icarus.com and lines to code before I sleep,
> http://www.picturel.com And lines to code before I sleep."
> -----BEGIN PGP SIGNATURE-----
> Version: GnuPG v1.2.5 (GNU/Linux)
> Comment: Using GnuPG with Mozilla - http://enigmail.mozdev.org
>
> iD8DBQFER77GrPt1Sc2b3ikRAinfAJ9oG/ezCM4X3fhgUkTTnMdAJqhD5gCfZ+MH
> BlApRFl0pMe8P2x5TCfhnPE=
> =/YoG
> -----END PGP SIGNATURE-----


"Xilinx provides you with the ability to evaluate the functionality of
PCI Express 1, 4 & 8 Lane Endpoint cores using MTI precompiled
functional simulation models."

You don't get access to the Verilog. And it's unclear if you get the
RTL for the purchased version either. (One didn't for the PCI core.)

You can understand that Xilinx would lock it to their part.

Reply With Quote
  #3 (permalink)  
Old 04-21-2006, 06:50 AM
Mike Treseler
Guest
 
Posts: n/a
Default Re: Xilinx PCIe core vs. Icarus Verilog

[email protected] wrote:

> You don't get access to the Verilog. And it's unclear if you get the
> RTL for the purchased version either. (One didn't for the PCI core.)


RTL costs extra.

-- Mike Treseler
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
icarus/cver and OpenRISC/or1k (orp_soc) from open core Pinhas Verilog 3 05-16-2006 03:55 PM
What is the best solution vor PCIe today ? sjulhes FPGA 4 01-03-2006 11:57 PM
some new PCIe products Antti Lukats FPGA 4 12-13-2005 01:28 PM
icarus verilog GaLaKtIkUs™ FPGA 16 11-07-2005 08:27 PM
Icarus Verilog [email protected] Verilog 2 10-25-2005 06:42 PM


All times are GMT +1. The time now is 01:20 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved