FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-21-2006, 04:24 PM
johnp
Guest
 
Posts: n/a
Default Xilinx Map & Physical Synthesis dies...

I've not ever been successful using the Xilinx Map options
that use Pysical Synthesis. I've tried it with several version
of the Xilinx tools (including Webpack 8.1 with SP3) and it
always seems to crash with an error message.

Am I just unlucky, or does Maps Physical Synthesis just
not work?


Anyone else having problems or luck with this feature?

John Providenza

Reply With Quote
  #2 (permalink)  
Old 04-21-2006, 04:37 PM
Brannon
Guest
 
Posts: n/a
Default Re: Xilinx Map & Physical Synthesis dies...

The "-global_opt on" is busted in all versions. Supposedly it will be
fixed in 8.2i. However, I have had some success with "-timing
-logic_opt on" as long as all your timespecs would pass otherwise. It
seems to crash on tight OFFSET constraints especially. Try using
From/To constraints instead if possible. I've filed seveal bug reports
with Xilinx on the matter and sent them my files. Send them your files
in a webcase and insist that they pass them on to the developers.

Reply With Quote
  #3 (permalink)  
Old 04-21-2006, 04:39 PM
Ben Jones
Guest
 
Posts: n/a
Default Re: Xilinx Map & Physical Synthesis dies...

Hi John,

"johnp" <[email protected]> wrote in message
news:[email protected] ups.com...
> I've not ever been successful using the Xilinx Map options
> that use Pysical Synthesis. I've tried it with several version
> of the Xilinx tools (including Webpack 8.1 with SP3) and it
> always seems to crash with an error message.
> Am I just unlucky, or does Maps Physical Synthesis just
> not work?


It sounds like you are unlucky either way. And if it doesn't work for you,
then it doesn't work and it needs to be fixed.

> Anyone else having problems or luck with this feature?


I have used it succesfully, and I know other people round here who have too.
I would suggest the first thing to do is open a case with tech support.

Questions:
What exactly is the error message?
What other options are you using with MAP?
What part are you targeting?
What features of the chip are you using (e.g. RAMs, DSPs, EMACs, etc)?
Are you using any interesting constraints?

Cheers,

-Ben-


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
[Xilinx ISE6.3 SP3] WebUpdate dies at 84% ... Markus Meng FPGA 2 12-28-2004 06:14 AM
Physical Synthesis - Quartus vs. Amplify David Rogoff FPGA 0 11-29-2004 10:59 PM
Physical Design Books Marco Lazar Verilog 0 02-26-2004 06:05 PM
ISE 6.1 Dies Out of the Gate Tom Seim FPGA 3 10-17-2003 08:31 AM


All times are GMT +1. The time now is 05:16 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved