FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-14-2007, 05:23 PM
Peter Klemperer
Guest
 
Posts: n/a
Default Xilinx ISE Timing Report Question

Hi,

I have a question about Xilinx post-P&R static timing reports. I
understand most of the constraints listed in the timing report, but
some of them don't appear in my UCF and have me a bit confused.

Could anyone tell me what the time groups J_CLK and U_CLK are and why
they are configured this way? I can't find any mention of these in
the documentation. I've attached a bit of my .twr to the bottom of
the post. I've seen them in several project so my guess is that they
have something to do with using chipscope or that these are the names
of some sort of global clock net.

Thanks in advance,
Peter

--------------------------------------------------------------------------------
Constraint | Requested | Actual
| Logic
| |
| Level
--------------------------------------------------------------------------------
TS_J_TO_J = MAXDELAY FROM TIMEGRP "J_CLK" | 30.000ns | 11.588ns
| 2
TO TIMEGRP "J_CLK" 30 ns | |
|
--------------------------------------------------------------------------------
TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns | 4.473ns
| 1
TO TIMEGRP "J_CLK" 15 ns | |
|
--------------------------------------------------------------------------------
TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | 15.000ns | 1.496ns
| 0
TO TIMEGRP "U_CLK" 15 ns | |
|
--------------------------------------------------------------------------------
PATH "TS_U_TO_D_path" TIG | N/A | N/A
| N/A
--------------------------------------------------------------------------------
PATH "TS_J_TO_D_path" TIG | N/A | 6.921ns
| 32
--------------------------------------------------------------------------------
PATH "TS_D_TO_J_path" TIG | N/A | 5.117ns
| 5
--------------------------------------------------------------------------------

Reply With Quote
  #2 (permalink)  
Old 11-14-2007, 06:19 PM
Jochen
Guest
 
Posts: n/a
Default Re: Xilinx ISE Timing Report Question

On 14 Nov., 18:23, Peter Klemperer <[email protected]> wrote:
Hi Peter,

> Hi,
> <snip>
> I've seen them in several project so my guess is that they
> have something to do with using chipscope or that these are the names
> of some sort of global clock net.
>
> Thanks in advance,
> Peter
>


using chipscope, you should see an edif-netlist like "icon.edn" or
something
like this, that will integrated automatically within your toplevel
design running ngdbuild.
I guess, you'll find a file called "icon.ncf" within the same
directory

If you have a look at it's content with a simple editor, you should
find said timing-constraints - and they will be automatically linked
to your design, too.

They are needed to guarantee chipscope's functionality (JTAG-
clock,...)


hope, it helps,
Jochen


Reply With Quote
  #3 (permalink)  
Old 11-14-2007, 06:31 PM
Peter Klemperer
Guest
 
Posts: n/a
Default Re: Xilinx ISE Timing Report Question

Thanks Jochen, that did it for me. I should have grep'd for it.

--Peter

On Nov 14, 12:19 pm, Jochen <[email protected]> wrote:
> On 14 Nov., 18:23, Peter Klemperer <[email protected]> wrote:
> Hi Peter,
>
> > Hi,
> > <snip>
> > I've seen them in several project so my guess is that they
> > have something to do with using chipscope or that these are the names
> > of some sort of global clock net.

>
> > Thanks in advance,
> > Peter

>
> using chipscope, you should see an edif-netlist like "icon.edn" or
> something
> like this, that will integrated automatically within your toplevel
> design running ngdbuild.
> I guess, you'll find a file called "icon.ncf" within the same
> directory
>
> If you have a look at it's content with a simple editor, you should
> find said timing-constraints - and they will be automatically linked
> to your design, too.
>
> They are needed to guarantee chipscope's functionality (JTAG-
> clock,...)
>
> hope, it helps,
> Jochen



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Max. Operating Frequency - Timing report [email protected] FPGA 2 02-08-2005 05:41 AM
Understanding Xilinx Timing Constraints Analysis Report MM FPGA 0 08-10-2004 10:35 PM
XST Timing report Muthu FPGA 3 11-14-2003 06:26 PM


All times are GMT +1. The time now is 01:12 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved