FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-24-2006, 02:32 PM
Roger Bourne
Guest
 
Posts: n/a
Default Xilinx ISE Project Navigator bug

Hello all,

I am running Xilinx ISE Project Navigator 8.1.03i.
There seems to be an intermittent "bug"/"problem" that keeps on
occuring.
About, once/~hour the program will crash (and lock the project files.
this is not a problem since the project offers the option to unlock the
files upon openning the project...).
However It does get very annoying.
Usually it crashes when I am employing schematic editor.

Also, this migth be unrelated to the above problem, but after several
days/weeks of working on the same project, a new project has to be
reconstructed from the original project's source files for the program
just freezes up after the prompt of the [do you want to unlock the
project?] (P.S When the program hangs, the task manager indicates that
the _pn process eats anywhere from 88MB to 156MB -seems like a little
too much)

Has anyone else experienced this ?

P.S I am running Win 2000, 238MB of RAM, 1.6GHz, P4

Please advise
-Roger

Reply With Quote
  #2 (permalink)  
Old 04-24-2006, 03:21 PM
Mike Treseler
Guest
 
Posts: n/a
Default Re: Xilinx ISE Project Navigator bug

Roger Bourne wrote:

> I am running Xilinx ISE Project Navigator 8.1.03i.
> Usually it crashes when I am employing schematic editor.
> Please advise


Consider entering your design and testbench
with a good text editor using an HDL.
Check the code with modelsim.
Use ISE to view RTL and run place+route.

-- Mike Treseler
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
XPS vs. Project navigator mb FPGA 0 04-28-2005 06:52 AM
increase in delay when a port was removed from design (Xilinx Project Navigator 5.2i) khansa FPGA 1 04-18-2005 01:25 PM
Newbie question--> Obtaining RTL netlist from Xilinx ISE 6.2i Project navigator Mirembe FPGA 0 08-27-2004 08:27 PM
Newbie question--> Obtaining RTL netlist from Xilinx ISE 6.2i Project navigator Mirembe Verilog 0 08-27-2004 08:27 PM
Problems with custom IP in Xilinx Project Navigator Michael Dales FPGA 0 06-30-2004 12:49 PM


All times are GMT +1. The time now is 01:10 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved