FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-09-2006, 04:13 PM
Sanka Piyaratna
Guest
 
Posts: n/a
Default Xilinx ISE 8.1 Makefile

Hi,

I am wondering if there is anyone who has worked out a way to use ISE
8.1 projects with Makefiles to compile FPGA images. I am actually
wondering if it would be possible to automatically generate a Makefile
from the project file.

Thank You,

Sanka.
Reply With Quote
  #2 (permalink)  
Old 05-09-2006, 06:09 PM
Sean Durkin
Guest
 
Posts: n/a
Default Re: Xilinx ISE 8.1 Makefile

Sanka Piyaratna wrote:
> Hi,
>
> I am wondering if there is anyone who has worked out a way to use ISE
> 8.1 projects with Makefiles to compile FPGA images.
> I am actually
> wondering if it would be possible to automatically generate a Makefile
> from the project file.

I guess in previus versions that wouldn't have been too hard with a
little Perl-script. But in ISE8.1 they changed to a proprietary binary
format for the project-file, so it's kind of hard to make sense out of
it. Unless someone has by now found a way to decode it properly, that is.

cu,
Sean
Reply With Quote
  #3 (permalink)  
Old 05-09-2006, 09:39 PM
John Retta
Guest
 
Posts: n/a
Default Re: Xilinx ISE 8.1 Makefile

Here is sample .bat file that I typically use for command
line synthesis ... that bypasses gui entirely. There are lots
of advantages to command line flow ... Entire synthesis
flow is documented ( and can be archived) in text document.
Portability of synthesis flow among workstations/PCs is
ensured - not determined by check box in a nested dialog
box.

Take a look at the developers reference guide in the Xilinx
install path /Xilinx/doc/usenglish/books/docs/dev/dev.pdf.
This document describes all command line options for
various utilities.

---------------------------------------------------------

cd ..
rmdir /s /q synth
mkdir synth
cd synth

xst -ifn ..\scripts\xst.txt -intstyle xflow

ngdbuild %1.edf -p xc3s400-4-pq208 -uc ..\files\%1.ucf

map -k 6 -detail -pr b %1
rem pause

par -ol med -w %1.ncd %1_r%2

copy %1.pcf %1_r%2.pcf

trce -e -o %1_err.twr %1_r%2
trce -v -o %1_ver.twr %1_r%2


rem **************************************************
rem * first make bitgen for rom, then remake for JTAG
rem **************************************************
rem bitgen -w -g UserID:55550%2 %1_r%2 %1_r%2
bitgen -w -g UserID:55550%2 -g DonePipe:yes -g UnusedPin:Pullup %1_r%2
%1_r%2


--
Regards,
John Retta
Owner and Designer
Retta Technical Consulting Inc.
Colorado Based Xilinx Consultant

email : [email protected]
web : www.rtc-inc.com


"Sanka Piyaratna" <[email protected]> wrote in message
news:[email protected]
> Hi,
>
> I am wondering if there is anyone who has worked out a way to use ISE 8.1
> projects with Makefiles to compile FPGA images. I am actually wondering if
> it would be possible to automatically generate a Makefile from the project
> file.
>
> Thank You,
>
> Sanka.



Reply With Quote
  #4 (permalink)  
Old 05-10-2006, 08:42 AM
backhus
Guest
 
Posts: n/a
Default Re: Xilinx ISE 8.1 Makefile

Sanka Piyaratna schrieb:
> Hi,
>
> I am wondering if there is anyone who has worked out a way to use ISE
> 8.1 projects with Makefiles to compile FPGA images. I am actually
> wondering if it would be possible to automatically generate a Makefile
> from the project file.
>
> Thank You,
>
> Sanka.


Hi Sanka,
not from the projectfile anymore, as said in a previous posting, but
from other files:

the command.log file
the *.prj file(s), containing a list of the used sources
the *.xst file(s), containing the XST option settings

You can learn more about these files by reading the XFLOW documentation.
The XFLOW tool targets skript based use of the ISE tools, like the one
John posted.

Skripts are a good thing, but make-ing has still some advantages.
If you succeed in any way with your idea, let us know!

have a nice synthesis
Eilert
Reply With Quote
  #5 (permalink)  
Old 05-10-2006, 10:58 AM
Michael Sch÷berl
Guest
 
Posts: n/a
Default Re: Xilinx ISE 8.1 Makefile

> Skripts are a good thing, but make-ing has still some advantages.

is there a way to handle some incremental flow with makefiles ..?

I know the process from c-programming ... only modified files
need to compile - but all of them need to be linked ...


could that save some time for FPGAs as well?
the synthezize step only needs to handle modified files ...
as I understand the flow the next step is merging everything (and
optimizing across modules)?



bye,
Michael
Reply With Quote
  #6 (permalink)  
Old 05-10-2006, 02:23 PM
Joseph Samson
Guest
 
Posts: n/a
Default Re: Xilinx ISE 8.1 Makefile

Sean Durkin wrote:
> Sanka Piyaratna wrote:
>
>>Hi,
>>
>>I am wondering if there is anyone who has worked out a way to use ISE
>>8.1 projects with Makefiles to compile FPGA images.


Here is a link to a makefile app note on the XESS website:

http://www.xess.com/appnotes/makefile.html

---
Joe Samson
Pixel Velocity
Reply With Quote
  #7 (permalink)  
Old 05-11-2006, 08:20 AM
Zara
Guest
 
Posts: n/a
Default Re: Xilinx ISE 8.1 Makefile

On Tue, 09 May 2006 23:43:38 +0930, Sanka Piyaratna
<[email protected]> wrote:

>Hi,
>
>I am wondering if there is anyone who has worked out a way to use ISE
>8.1 projects with Makefiles to compile FPGA images. I am actually
>wondering if it would be possible to automatically generate a Makefile
>from the project file.
>



FYI: Taking a look inside an .ise file, I think it is a sequence of
FIP files concatenated.

If you break the ISE file into lots of smaller files (dividing them by
the "PK" flags), you will get lots of zip files whose contents may be
peeked with a zip file extractor

Best regards,

Zara
Reply With Quote
  #8 (permalink)  
Old 05-11-2006, 10:45 PM
Jim Wu
Guest
 
Posts: n/a
Default Re: Xilinx ISE 8.1 Makefile

> is there a way to handle some incremental flow with makefiles ..?
> I know the process from c-programming ... only modified files
> need to compile - but all of them need to be linked ...
> could that save some time for FPGAs as well?
> the synthezize step only needs to handle modified files ...
> as I understand the flow the next step is merging everything (and
> optimizing across modules)?


I know synplify and xst support incremental synthesis flow, but they do
it with user constraints not makefiles.

HTH,
Jim
http://home.comcast.net/~jimwu88/tools/

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Makefile question-dynamic source file list creation divsorbit Verilog 0 04-12-2006 04:37 PM
iverilog Makefile antonio bergnoli Verilog 0 12-05-2005 01:38 PM
Xilinx RPM in Makefile? a0-0b FPGA 3 02-17-2005 06:00 PM
makefile to generate memory contents in Altera SOPC Builder Jeroen FPGA 1 02-17-2004 06:49 PM
how to compile .vhd files one by one using makefile MACEI'S Verilog 0 07-10-2003 07:18 PM


All times are GMT +1. The time now is 05:47 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved