FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-28-2007, 12:38 AM
Guest
 
Posts: n/a
Default Xilinx IO leakage when not powered

HI

I have a Xilinx Spartan3e IO pin connected to a system bus signal. The
system bus signal can be active (3.3v/0v) even when the Spartan device
is powered off. When the signal is at 3.3, I suspect the ESD
protection diode between pad and VCCO on the Spartan IOB is going to
turn on. Does anybody know what would be the current drawn?

-Dipankar
Reply With Quote
  #2 (permalink)  
Old 11-28-2007, 12:47 AM
Peter Alfke
Guest
 
Posts: n/a
Default Re: Xilinx IO leakage when not powered

On Nov 27, 3:38 pm, [email protected] wrote:
> HI
>
> I have a Xilinx Spartan3e IO pin connected to a system bus signal. The
> system bus signal can be active (3.3v/0v) even when the Spartan device
> is powered off. When the signal is at 3.3, I suspect the ESD
> protection diode between pad and VCCO on the Spartan IOB is going to
> turn on. Does anybody know what would be the current drawn?
>
> -Dipankar


Get a multimeter and measure the current!
I would also observe the Vcco (I/O supply voltage) while the pin is
being driven High.
Most devices have a strong diode between any I/O pin and its Vcco
supply pin.
Some devices claim to be "hot pluggable" and avoid this diode-clamping
somehow.

Peter Alfke, Xilinx Applications
Reply With Quote
  #3 (permalink)  
Old 11-28-2007, 04:28 PM
austin
Guest
 
Posts: n/a
Default Re: Xilinx IO leakage when not powered

~ 2 mA per bank.

Austin
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Impact of only one bank powered? cpope FPGA 1 02-07-2007 05:52 PM
Xilinx FPGAs in battery-powered scenarios Manny FPGA 35 10-15-2006 09:03 PM


All times are GMT +1. The time now is 07:04 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved